

ECE606: Solid State Devices

Lecture 24

MOSFET non-idealities

Gerhard Klimeck
gekco@purdue.edu



- 1) Flat band voltage - What is it and how to measure it?
- 2) Threshold voltage shift due to trapped charges
- 3) Physics of interface traps
- 4) Conclusion

Ref: Sec. 16.4 of SDF Chapter 18, SDF

- 1) Flat band voltage - What is it and how to measure it?
- 2) Threshold voltage shift due to trapped charges
- 3) Physics of interface traps
- 4) Conclusion

$$I_D(V_D = V_{DD}) \sim (V_G - V_{th})^\alpha$$


$$1 < \alpha < 2$$

Ref: Sec. 16.4 of SDF Chapter 18, SDF

$$V_{th} = V_{th,ideal} + \phi_{MS} - \frac{\gamma_M Q_M}{C_O} - \frac{Q_F}{C_O} - \frac{Q_{IT}(\phi_s)}{C_O}$$

(1) Idealized MOS Capacitor


In the idealized MOS capacitor, the Fermi Levels in metal and semiconductor align perfectly so that at zero applied bias, the energy bands are flat




Recall that


$$Q_i = C_{ox}(V_G - V_{th,ideal})$$

$$V_{th,ideal} = \psi_s - \frac{Q_B}{C_{ox}} \Big|_{\psi_s = 2\phi_F}$$





No built in potential, fields or charges at zero applied bias in the idealized MOS structure




In reality, the metal and semiconductor Fermi Levels are never aligned perfectly \rightarrow when you bring them together there is charge transfer from the bulk of the semiconductor to the surface so that we have alignment

Do we need to apply less or more V_G to invert the channel ?

Physical Interpretation of Flatband Voltage

The Flatband Voltage is the voltage applied to the gate that gives zero-band bending in the MOS structure. Applying this voltage nullifies the effect of the built-in potential. This voltage needs to be incorporated into the idealized MOS analysis while calculating threshold voltage



How to Calculate Built-in or Flat-band Voltage

The presence of a flatband voltage lowers or raises the threshold voltage of a MOS structure. Engineering question \rightarrow Is it desirable to have a metal having a work function greater or less than the electron affinity + (Ec-Ef) in the semiconductor?


$$qV_{bi} = (\chi_s + E_g - \Delta_p) - \Phi_M$$

$$= qV_{FB} \equiv \phi_{MS}$$


Therefore,

$$Q_i = C_{ox} (V_G - V_{th})$$

$$V_{th} = \left(2\phi_F - \frac{Q_B}{C_{ox}} \right) - V_{FB}$$




The transition point between accumulation and depletion in a non-ideal MOS structure is shifted to the left when the metal work function is smaller than the electron affinity $+(E_c - E_f)$. At **zero applied bias the semiconductor is already depleted** so that a very small positive bias inverts the channel. The flatband voltage is the amount of voltage required to shift the curve such that the transition point is at zero bias.



- 1) Flat band voltage - What is it and how to measure it?
- 2) Threshold voltage shift due to trapped charges**
- 3) Physics of interface traps
- 4) Conclusion

Ref: Sec. 16.4 of SDF Chapter 18, SDF



$$V_{th} = V_{th,ideal} + \phi_{MS} - \frac{\gamma_M Q_M}{C_{ox}} - \frac{Q_F}{C_{ox}} - \frac{Q_{IT}(\phi_s)}{C_{ox}}$$




Recall that

$$Q_i = C_{ox} (V_G - V_{th,ideal})$$


$$V_{th,ideal} = \psi_s - \frac{Q_B}{C_{ox}} \Big|_{\psi_s = 2\phi_F}$$



Ideal charge-free oxide




Reduced gate charge



Bulk charge

Interface charge



$$V_G = V_{ox} + \psi_s$$

Kirchoff's Law – balancing voltages

$$\frac{d^2 V_{ox}}{dx^2} = \frac{dE_{ox}}{dx} = \frac{\rho_{ox}(x)}{\kappa_{ox} \epsilon_0}$$


$$\int_{E(x)}^{E(x_0)} dE_{ox} = \int_x^{x_0} \frac{\rho_{ox}(x') dx'}{\kappa_{ox} \epsilon_0}$$

$$\frac{dV_{ox}}{dx} = E_{ox}(x_0) - E_{ox}(x) = E_{ox}(x_0) - \int_0^x \frac{\rho_{ox}(x') dx'}{\kappa_{ox} \epsilon_0}$$

Known from boundary conditions in semiconductor and continuity of E

$$V_{ox} = \frac{\kappa_s}{\kappa_{ox}} x_0 E_s(x_0) - \int_0^{x_0} dx \int_0^x \frac{\rho_{ox}(x') dx'}{\kappa_{ox} \epsilon_0}$$

$$= \frac{\kappa_s}{\kappa_{ox}} x_0 E_s(x_0) - \int_0^{x_0} \frac{x \rho_{ox}(x) dx}{\kappa_{ox} \epsilon_0}$$



$$\Delta V_{ox} = \frac{\kappa_S}{\kappa_{ox}} x_0 \mathcal{E}_S(x_0) - \int_0^{x_0} \frac{x \rho_{ox}(x) dx}{\left(\frac{\kappa_{ox} \epsilon_0}{x_0} \right) x_0}$$


$$= \frac{\kappa_S}{\kappa_{ox}} x_0 \mathcal{E}_S(x_0) - \frac{1}{C_{ox} x_0} \int_0^{x_0} x \rho_{ox}(x) dx$$

$$V_{th} = \psi_s (= 2\phi_F) + \Delta V_{ox}$$

$$= \psi_s (= 2\phi_F) + \frac{\kappa_S}{\kappa_{ox}} x_0 \mathcal{E}_S(x_0) - \frac{1}{C_{ox} x_0} \int_0^{x_0} x \rho_{ox}(x) dx$$


$$= V_{th,ideal} - \frac{1}{C_{ox} x_0} \int_0^{x_0} x \rho_{ox}(x) dx$$


$$= V_{th,ideal} - \frac{Q_M}{C_{ox}} \gamma_M$$



$$V_{th} = V_{th,ideal} - \frac{1}{C_{ox} x_0} \int_0^{x_0} x \rho_{ox}(x) \delta(x - x_1) dx$$



$$= V_{th,ideal} - \frac{x_1 Q_M(x_1)}{x_0 C_{ox}}$$






$$V_{th} = V_{th}^* - \frac{1}{C_o x_0} \int_0^{x_0} x \rho_{ox}(x) \delta(x - x_o) dx$$

$$= V_{th}^* - \frac{Q_F}{C_o}$$





$$V_{th} = V_{th,ideal} - \frac{1}{C_{ox} x_0} \int_0^{x_0} x Q_{ox}(x) \times \delta(x - x_1(t)) dx$$

$$= V_{th,ideal} - \frac{x_1(t)}{x_0} \times \frac{Q_{ox}(x)}{C_{ox}}$$




Sodium related bias temperature instability (BTI) issue







- 1) Flat band voltage - What is it and how to measure it?
- 2) Threshold voltage shift due to trapped charges**
- 3) Physics of interface traps
- 4) Conclusion

Ref: Sec. 16.4 of SDF Chapter 18, SDF

$$V_{th} = V_{th,ideal} + \phi_{MS} - \frac{\gamma_M Q_M}{C_{ox}} - \frac{Q_F}{C_{ox}} - \frac{Q_{IT}(\phi_s)}{C_{ox}}$$




Local ordering tetrahedra





'Annealing' of Interface States

Forming gas anneal




Good MOSFET requires about $10^{10}/\text{cm}^2$






C-V Stretch Out

Forming gas anneal



Good MOSFET requires about $10^{10}/\text{cm}^2$









Donor level	Acceptor level	Combination when
Positive when empty	Neutral when empty	both are present
Neutral when full	Negative when full	

Now the surprising part:
 Hydrogen passivation can act as a donor and as an acceptor level
 Depends on details of bond configuration

$$V_{th} = V_{th}^* - \frac{1}{C_{ox} x_0} \int_0^{x_0} x \times \alpha(V_G) \times Q_{ox}(x) \delta(x - x_0) dx = V_{th}^* - \frac{\alpha(V_G) Q_{ox}(x_0)}{C_{ox}}$$



Assume the charges would NOT be voltage dependent
 => solid shift
 BUT: charges change with voltage
 => smooth shift



- 1) Non-ideal threshold characteristics are important consideration of MOSFET design.
- 2) The non-idealities arise from differences in gate and substrate work function, trapped charges, interface states.
- 3) Although nonideal effects often arise from transistor degradation, there are many cases where these effects can be used to enhance desirable characteristics.