



“Zero” Drain-Current Drift of Inversion-Mode NMOSFET on InP(111)A Surface

Chen Wang,^{a,b} Min Xu,^b Robert Colby,^c David Wei Zhang,^a and Peide D. Ye^{b,*}

^aState Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai 200433, China

^bSchool of Electrical and Computer Engineering and Birck Nanotechnology Center, Purdue University, West Lafayette, Indiana 47907, USA

^cSchool of Materials Engineering and Birck Nanotechnology Center, Purdue University, West Lafayette, Indiana 47907, USA

Inversion-mode n-channel metal-oxide-semiconductor field-effect transistors with atomic-layer-deposited Al₂O₃ as gate dielectric were fabricated on two crystalline surfaces: InP (100) and InP (111)A. A record high drain current of 600 μA/μm is obtained on InP (111)A surface at $V_{ds} = V_{gs} = 3$ V with a gate length of 1 μm and Al₂O₃ dielectric thickness of 8 nm. The maximum drain current is greater by a factor of 3.5 on the InP (111)A surface compared to devices fabricated on the InP (100) surface at the same bias conditions. During room temperature positive gate stress, “zero” drain current drift is observed for InP (111)A devices, in great contrast to InP(100) devices. The greater maximum drain current and the “zero” drain current drift on InP (111)A can be explained by oxide band bending caused by trap neutral level shifts and low border trap density.
 © 2011 The Electrochemical Society. [DOI: 10.1149/2.012202esl] All rights reserved.

Manuscript submitted August 19, 2011; revised manuscript received November 1, 2011. Published December 14, 2011.

Si-based complementary-metal-oxide-semiconductor (CMOS) devices have been scaled close to their physical limit. To further increase device performance, III-V semiconductor materials have attracted lots of interest because of their higher electron mobility and velocity at low field which allow faster device operation and lower power consumption. Among these III-V materials, high-performance n-channel metal-oxide-semiconductor field-effect transistors (NMOSFETs) have been achieved on In-rich In_xGa_{1-x}As with high on-state current I_{on} ,^{1,2} and high transconductance g_m .^{3,4} Nevertheless, their off-state performance is limited by oxide-semiconductor interface quality and the narrow band gap of In-rich In_xGa_{1-x}As. InP is a commonly used compound semiconductor with many applications in electronic, optoelectronic, and photonic devices. It has a bandgap of 1.34 eV, much larger than that of In-rich In_xGa_{1-x}As. Compared to GaAs, InP is widely believed to be a more forgiving material with respect to Fermi level pinning and has a higher electron saturation velocity (2.5×10^7 cm/s) as well. It would be a viable channel material for high-speed logic applications if a high-quality, thermodynamically stable high-k dielectric could be found.^{5,6} The understanding of high-k/InP interfaces is also of great importance since InP is used as a transition layer for atomic-layer-deposited (ALD) high-k/InGaAs quantum well transistors which show outstanding device performance at low drain voltage.⁷ Motivated by surface orientation studies of GaAs⁸ and InGaAs⁹, we have systematically studied NMOSFETs, metal-oxide-semiconductor capacitors (MOSCAPs), and interfacial chemistry on two different crystalline surfaces: InP (100) and (111)A (In-terminated polar surface).¹⁰ In this paper, we report a record high drain current of 600 μA/μm and “zero” drain-current drift on InP (111)A MOSFETs at $V_{ds} = V_{gs} = 3$ V. Drain-current drift is a major issue that prevented the commercialization of InP MOSFET technology on (100) surface in 1980s.¹¹⁻¹⁵ “Zero” drain current drift and superior reliability properties of InP MOSFETs on (111)A verifies the high-quality Al₂O₃/InP (111)A interface.

Figure 1a shows the schematic cross section of the device structure of the ALD Al₂O₃/InP (100) and ALD Al₂O₃/InP (111)A NMOSFETs fabricated on semi-insulating substrates. Processing begins with removing the native oxide from InP(100) and InP(111)A wafers with dilute HCl solution and then a (NH₄)₂S-based pretreatment. The wafers were then transferred via room ambient to an ASMF-120 ALD reactor. A 30 nm thick Al₂O₃ layer was deposited at a substrate temperature of 300°C, using alternately pulsed chemical precursors of Al(CH₃)₃

(the Al precursor) and H₂O (the oxygen precursor) in a carrier N₂ gas flow. Source and drain regions were selectively implanted with a Si dose of 1×10^{14} cm⁻² at 30 keV and 1×10^{14} cm⁻² at 80 keV through the 30 nm thick Al₂O₃ layer. Implantation activation was achieved by rapid thermal annealing (RTA) at 750°C for 15 s in a N₂ ambient. An 8 nm Al₂O₃ film was then re-grown by ALD after removing the encapsulation layer via a buffered oxide etch (BOE) followed by an ammonia sulfide surface preparation. After 500°C post deposition annealing (PDA), the source and drain ohmic contacts were made by an electron beam evaporation of a combination of Ni/Ge/Au using a lift off process, followed by a RTA at 400°C for 30 s also in N₂ ambient. The gate electrodes were electron beam evaporated Ti/Au also defined using a lift-off process. The fabricated MOSFETs have a nominal gate length varying from 0.40 μm to 40 μm and a gate width of 100 μm. A Keithley 4200 was used to measure the MOSFET output characteristics.

Transmission Electron Microscopy (TEM) images of Al₂O₃/InP(100) and Al₂O₃/InP(111)A stacks are shown in Figure 1b and Figure 1c, demonstrating the equal thickness of 8 nm Al₂O₃ for these two types of NMOSFETs. The flatter and smoother interface of Al₂O₃/InP(111)A is clearly visible in Figure 1c, compared to the Al₂O₃/InP(100) interface shown in Figure 1b. Previous study of Al₂O₃/In_xGa_{1-x}As interfaces confirm that interface roughness is the main limiting factor for the electron mobility of surface-channel III-V MOSFETs.¹⁶ The TEM images suggest the potential to achieve higher electron mobility and thus higher drain current on the InP(111)A surface compared to InP (100). This hypothesis is confirmed by the electrical characteristics of these devices as shown in Figure 2a. A well-behaved I_{ds} - V_{ds} characteristic of a 1 μm-gate-length inversion-mode InP NMOSFET on (111)A is shown with a maximum drain current of 600 μA/μm, 3.5 times larger than that on (100). To our best knowledge, this is the record high drain current among all inversion-mode InP NMOSFETs reported in literature.

Typically, a slow drain current drift is always observed on InP NMOSFETs due to electron trapping in the so-called border traps (near-interface traps in the oxide).^{11,14} The drain current drift behavior is studied in this letter by sampling the drain current after a gate bias step (3 V) is applied to device at $t = 0$. Figure 2b illustrates that “zero” drain current drift or significantly suppressed drain current drift is obtained from the InP(111)A MOSFET at $V_{gs} = 3$ V and $V_{ds} = 3$ V, in great contrast to the InP(100) MOSFET which shows a 6.9% drain current reduction in 1400 s. The data are normalized with respect to their initial current $I_{ds}(t = 0)$. The observed small bumps on the InP (111)A curve might be caused by random telegraph noise (RTN) induced by the capture and emission of electrons by the

* Electrochemical Society Active Member.

z E-mail: yep@purdue.edu




Figure 1. (a) Schematic cross-section of an inversion-mode InP NMOSFET and TEM images of 8 nm Al_2O_3 on semi-insulating (b) InP (100) and (c) InP (111)A substrates. A smoother interface for $\text{Al}_2\text{O}_3/\text{InP}(111)\text{A}$ is observed, indicating the higher electron mobility, predicting higher drain current on ALD $\text{Al}_2\text{O}_3/\text{InP}(111)\text{A}$. The horizontal white lines are drawn as guide for the eye.

border traps in the gate oxide.¹⁷ This result provides a pathway to solve the long-standing issue of drain current drift in InP MOSFETs. It also indicates that there are fewer border traps inside the oxide for the $\text{Al}_2\text{O}_3/\text{InP}(111)\text{A}$ interface than the $\text{Al}_2\text{O}_3/\text{InP}(100)$ interface.

Combined with the concept of trap neutral levels (TNL),^{18,19} the record high drain current and the immunity to drain current drift of the (111)A surface devices can be explained qualitatively through band diagrams. As illustrated in Figure 3, the TNL at the (111)A surface shifts toward the conduction band minimum (CBM) and thus less acceptor traps are filled than in the (100) interface, similar to what observed in GaAs (111)A versus GaAs (100).²⁰ Detailed interface trap density mapping of InP (111)A versus (100) via the conductance method on MOSCAPs also confirms this model.¹⁰ The (111)A interface allows the creation of more inversion charges and also has higher mobility due to the lower roughness. Thus, a larger drain current is obtained with the (111)A interface at the same gate and drain biases. Assuming both (111)A and (100) surfaces are in strong inversion with similar inversion charge density per area unit, more net negative charges from acceptor interface states would be at the (100) surface, creating a stronger electrical field in the oxide layer. Greater band bending on gate oxide would increase the possibility of electron tunneling from the inversion layer to border traps in gate oxide. This tunneling mechanism is often believed to be the main cause of drain current drift.^{14,15}

Furthermore, more negative charges trapped in interface states also enhance the possibility of electrons tunneling from interface traps to the border traps such as near the (100) interface.

In order to further understand the drain current drift mechanism in InP NMOSFETs, similar measurements were carried out at elevated temperatures, ranging from 25 to 175°C. The temperature dependent $I_{ds} \sim \log t$ curves measured on InP (100) and InP (111)A MOSFETs at $V_{ds} = 3$ V and $V_{gs} = 3$ V are shown in Figure 4a and Figure 4b, respectively. Figure 4a shows the strong temperature dependent drain current drift observed on an InP (100) MOSFET. At 150°C or higher, the $I_{ds} \sim \log t$ curve starts to bend down at an earlier stage than those at 100°C or lower. The dependence of drain current drift on temperature is found to be faster than linear. At 175°C, drain current decreases more than 20% after 1400 s of stress. The drain current drift is less temperature sensitive in the InP (111)A NMOSFET. Even at 175°C, less than 10% of current decrease is observed after the same stress duration. These results further verify the superior interface properties and high-quality of ALD Al_2O_3 on InP (111)A.

In order to quantitatively describe the temperature dependent I_{ds} drift in InP NMOSFETs, we use Okamura's two-trap-level model¹⁴ to obtain the border trap energy level and density. Inside the ALD Al_2O_3 gate oxide, two border trap centers, TR-L for low energy level border traps and TR-H for high energy level border traps, are defined. Border trap state TR-L lies near but above conduction band minimum (CBM)




Figure 2. (a) Output characteristics ($I_{ds} \sim V_{ds}$) of InP(100) and InP(111)A NMOSFETs with a gate length of 1 μm . The drain current of InP(111)A is 600 $\mu\text{A}/\mu\text{m}$, which is ~ 3.5 times that of InP(100). (b) Comparison of drain current drift of InP(100) and InP(111)A NMOSFETs with $L_g = 8$ μm . V_{gs} and V_{ds} are 3 V, and the stress duration was 1400 s. Currents are normalized with respect to their initial current $I_{ds}(t=0)$. The drain current drift is significantly suppressed on InP(111)A compared to InP(100), indicating a robust $\text{Al}_2\text{O}_3/\text{InP}(111)\text{A}$ interface. No significant current drift is observed on InP(111)A after 1400 s of stress.




Figure 3. Band diagrams for the $\text{Al}_2\text{O}_3/\text{InP}(100)$ (left) and $\text{Al}_2\text{O}_3/\text{InP}(111)\text{A}$ (right) interfaces. In strong inversion, less net negative charge in $\text{Al}_2\text{O}_3/(111)\text{A}$ interface results in less oxide band bending and thus less electron tunneling from interface traps to border traps.

while TR-H is at a higher energy level above CBM with the same depth in oxide as TR-L. During strong inversion of the MOSFET, a high density of electrons accumulates at the interface. In this case, these electrons can tunnel into the TR-L by phonon assistance or by direct tunneling from the inversion layer or interface states. With thermal excitations, electrons at TR-L can be excited into TR-H. Supposing that the TR-H density is much higher than that of TR-L, TR-H would play a major role for the temperature dependent current drift. With this model in mind, the drain current I_{ds} can be calculated as:

$$I_d(t)/I_d(t_0) = 1 - [N_{TR-L} + N_{TR-H} \times e^{-2\beta E_{TR-H}}] \cdot \ln(t - t_0 + 1)/(N_0 a) \quad [1]$$

where N_{TR-L} is the trap density of TR-L, N_{TR-H} is the trap density of TR-H with an energy level E_{TR-H} above CBM, N_0 is the initial electron concentration at InP surface per unit area. The tunneling coefficient $1/a = 3.3 \text{ \AA}$ was experimentally determined for Al_2O_3 .²¹ β is $1/kT$, where k is the Boltzmann constant. In equation 1, the drain current drift is exponentially dependent on temperature and E_{TR-H} . One parameter, $A = (N_{TR-L} + N_{TR-H} \cdot e^{-2\beta E_{TR-H}})/(N_0 a)$, of the function $I_d(t)/I_d(t_0) = 1 - A \cdot \ln(t - t_0 + 1)$ is used to fit the measured $I_{ds} \sim t$ curves for each temperature. These fits are plotted as empty circles in Figure 4a and Figure 4b. These excellent fits verify the validity of this two-trap level model.

Figure 5 plots the fit parameter A obtained from Figure 4 versus $\beta = 1/kT$. Note that the generation of new trap centers due to the drain voltage is not considered in this physical model. During the fitting shown in Figure 5, we find N_{TR-L} can be set to be zero or the value




Figure 5. The parameter A , obtained from fitting the experiment curves in Figure 4, versus $\beta = 1/kT$. By fitting $A(\beta)$ curves, N_{TR-H} (111)A, N_{TR-H} (100), E_{TR-H} (111)A, and E_{TR-H} (100) are obtained experimentally.

of N_{TR-L} is negligible when compared to $N_{TR-H} \cdot e^{-2\beta E_{TR-H}}$. N_{TR-H} on (111)A is found to be 4.6 times smaller than N_{TR-H} on (100) with $E_{TR-H} \sim 68 \text{ meV}$ above the CBM. Using $N_0 = 1.0 \times 10^{13} \text{ cm}^{-2}$ from Ref. 10 and $1/a = 3.3 \text{ \AA}$, N_{TR-H} is estimated to be $1.7 \times 10^{20} \text{ cm}^{-3}$ for InP (111)A, which is a reasonable number of border traps in a




Figure 4. The temperature dependent drain current drift of (a) InP (100) and (b) InP (111)A NMOSFETs with $L_g = 8 \mu\text{m}$. The measurement was done at 25, 50, 100, 150 and 175°C, respectively. V_{gs} and V_{ds} are 3 V, Stress duration was 1400 s. Currents are normalized with respect to their initial current $I_{ds}(t=0)$. Using equation $I_{ds}(t)/I_{ds}(t_0) = 1 - A \cdot \ln(t - t_0 + 1)$ with the appropriate A values, the measured drain current drift (in colored lines) is fitted (empty circles) at each different temperatures. Drain current drift is less temperature sensitive on InP(111)A than InP (100).

deposited high-k dielectric on III-V.^{22–24} The 4.6 times larger N_{TR-H} on (100) explains the large drain current drift that is widely observed in InP (100) NMOSFETs.

In conclusion, inversion-mode InP NMOSFETs with ALD Al_2O_3 gate dielectric were fabricated on both (100) and (111)A semi-insulating substrates. Record high drain current of $600 \mu A/\mu m$ with “zero” drain current drift at room temperature is achieved on the (111)A surface. The border trap energy level and concentration in ALD Al_2O_3 on the InP (111)A surface are determined to be ~ 68 meV above the CBM and $1.7 \times 10^{20} \text{ cm}^{-3}$, respectively. The much lower border trap density on (111)A interface explains the immunity of drain current drift, compared to (100) interface.

Acknowledgments

The authors would like to thank R.M. Wallace for the valuable discussions and N.J. Conrad for critical reading of the manuscript. C. W. is supported by China Scholarship Council. This work at Purdue University is supported by NSF and the SRC FCRP MSD Focus Center.

References

1. Y. Xuan, Y. Q. Wu, and P. D. Ye, *IEEE Electron Device Lett.*, **29**, 294 (2008).
2. T. D. Lin, H. C. Chiu, P. Chang, L. T. Tung, C. P. Chen, M. Hong, J. Kwo, W. Tsai, and Y. C. Wang, *Appl. Phys. Lett.*, **93**, 033516 (2008).
3. R. J. W. Hill, D. A. J. Moran, X. Li, H. P. Zhou, D. Macintyre, S. Thoms, A. Asenov, P. Zurcher, K. Rajagopalan, J. Abrokwhah, R. Droopad, M. Passlack, and I. G. Thayne, *IEEE Electron Device Lett.*, **28**, 1080 (2007).
4. Y. Q. Wu, M. Xu, R. S. Wang, O. Koybasi, and P. D. Ye, *Tech. Dig. Int. Electron Devices Meet.*, 323 (2009).
5. Y. Q. Wu, Y. Xuan, T. Shen, P. D. Ye, Z. Cheng, and A. Lochtefeld, *Appl. Phys. Lett.*, **91**, 022108 (2007).
6. H. Zhao, D. Shahrjerdi, F. Zhu, M. Zhang, H.-S. Kim, I. OK, J. H. Yum, S. I. Park, S. K. Banerjee, and J. C. Lee, *Appl. Phys. Lett.*, **92**, 233508 (2008).
7. M. Radosavljevic, B. Chu-Kung, S. Corcoran, G. Dewey, M. K. Hudait, J. M. Fastenau, J. Kavalieros, W. K. Liu, D. Lubyshev, M. Metz, K. Millard, N. Mukherjee, W. Rachmady, U. Shah, and R. Chau, in *IEDM Tech. Dig.*, 319 (2009).
8. M. Xu, K. Xu, R. Contreras, M. Milojevic, T. Shen, O. Koybasi, Y. Q. Wu, R. M. Wallace, and P. D. Ye, in *IEDM Tech. Dig.*, 865 (2009).
9. H. Ishii, N. Miyata, Y. Urabe, T. Itatani, T. Yasuda, H. Yamada, N. Fukuhara, M. Hata, M. Deura, M. Sugiyama, M. Takenaka, and S. Takagi, *Appl. Phys. Express*, **2**, 121101 (2009).
10. M. Xu, C. Wang, J. J. Gu, R. Colby, A. P. Kirk, D. M. Zhernokletov, E. A. Stach, R. M. Wallace, and P. D. Ye, unpublished.
11. D. L. Lile and M. J. Taylor, *J. Appl. Phys.*, **54**, 260 (1983).
12. D. L. Lile, *Solid-State Electron.*, **21**, 1199 (1978).
13. S. M. Goodnick, T. Hwang, and C. W. Wilmsen, *Appl. Phys. Lett.*, **44**, 453 (1984).
14. M. Okamura and T. Kobayashi, *Jpn. J. Appl. Phys.*, **19**, 2143 (1980).
15. Y. Shinoda and T. Kobayashi, *Solid-State Electron.*, **25**, 1119 (1982).
16. W. Wang, J. C. M. Hwang, Y. Xuan, and P. D. Ye, *IEEE Trans. Electron Dev.*, **58**, 1972 (2011).
17. M. J. Kirton and M. J. Uren, *Adv. Phys.*, **38**, 367 (1989).
18. F. Gozzo, C. Coluzza, G. Margaritondo, and F. Flores, *Solid State Communications*, **81**, 553 (1992).
19. P. D. Ye, *J. Vac. Sci. Technol. A*, **26**, 697 (2008).
20. M. Xu, Y. Q. Wu, O. Koybasi, T. Shen, and P. D. Ye, *Appl. Phys. Lett.*, **94**, 212104 (2009).
21. H. Koelmans and H. C. De Graaff, *Solid-State Electron*, **10**, 997 (1967).
22. H. D. Xiong, Dawei Heh, Shuo Yang, Xiaoxiao Zhu, M. Gurfinkel, G. Bersuker, D. E. Ioannou, C. A. Richter, K. P. Cheung, and J. S. Suehle, *IRPS*, 319 (2008).
23. D. Varghese, Y. Xuan, Y. Q. Wu, T. Shen, P. D. ye and M. A. Alam, in *IEDM Tech. Dig.* 379 (2008).
24. Y. Yuan, L. Wang, B. Yu, B. Shin, J. Ahn, P. C. McIntyre, P. M. Asbeck, M. J. R. Rodwell, and Y. Taur, *IEEE Electron Dev. Lett.*, **32**, 485 (2011).