



Electrical measurements of voltage stressed Al₂O₃/GaAs MOSFET

Z. Tang ^a, P.D. Ye ^b, D. Lee ^a, C.R. Wie ^{a,*}

^a Department of Electrical Engineering, State University of New York at Buffalo, Buffalo, NY 14260, United States

^b Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907, United States

Received 19 January 2006; received in revised form 22 January 2007

Abstract

Electrical characteristics of GaAs metal–oxide–semiconductor field effect transistor with atomic layer deposition deposited Al₂O₃ gate dielectric have been investigated. The *IV* characteristics were studied after various constant voltage stress (CVS) has been applied. A power law dependence of the gate leakage current (I_g) on the gate voltage (V_g) was found to fit the CVS data of the low positive V_g range. The percolation model well explains the degradation of I_g after a high positive V_g stress. A positive threshold voltage (V_{th}) shift for both +1.5 V and +2 V CVS was observed. Our data indicated that positive mobile charges may be first removed from the Al₂O₃ layer during the initial CVS, while the trapping of electrons by existing traps in the Al₂O₃ layer is responsible for the V_{th} shift during the subsequent CVS.

© 2007 Elsevier Ltd. All rights reserved.

1. Introduction

GaAs based field effect transistor (FET) has attracted much interest on high speed or high power applications due to its advantages over Si based FETs. The electron mobility of GaAs is five times larger than that of Si which leads to a faster logic operation. Its high breakdown voltage is useful for high power applications. In comparison to the conventional GaAs metal–semiconductor FET (MESFET), depletion mode GaAs metal–oxide–semiconductor FET (MOSFET) has some advantages. For example, GaAs MESFET has limitations in high leakage current and in the small forward gate bias required due to low Schottky barrier height. To realize a feasible GaAs MOSFET, extensive efforts have been made to find a high quality and thermally stable insulator on GaAs with a low interface trap density. Much progress has been made recently to form a high quality high-*k* gate oxide on GaAs surface, such as e-beam evaporated Ga₂O₃ [1] and atomic layer deposition (ALD) grown Al₂O₃ [2].

The high-*k* gate dielectrics have been extensively studied during the last decade. Promising results show potential replacement of SiO₂ with the high-*k* gate dielectrics on a Si substrate in the CMOS technology [3,4]. In comparison to other high-*k* gate dielectrics, Al₂O₃ has a large band gap (9 eV), a relatively high dielectric constant (8.6–10), a high breakdown field (5–10 MV/cm) and high thermal stability up to 1000 °C. Ye et al. [2] characterized the depletion mode Al₂O₃/GaAs MOSFET and found a very high drain current and a relatively high transconductance. The negligible drain current hysteresis [2] indicated that both the Al₂O₃ layer and the Al₂O₃/GaAs interface are of a good quality.

The reliability study of Al₂O₃ gate dielectric in the depletion mode GaAs MOSFET has not been reported much in the literature. In this paper, we report the results of voltage stress effect of Al₂O₃/GaAs MOSFET using constant voltage stress (CVS). First, we report the data on the gate leakage current in the Al₂O₃/GaAs MOSFET before and after a high positive gate bias stress has been applied. Second, we report the threshold voltage (V_{th}) variation during the positive CVS. Power law dependence of the threshold voltage shift (ΔV_{th}) with the stress time was confirmed.

* Corresponding author.

E-mail address: wie@buffalo.edu (C.R. Wie).

2. Experimental

The depletion mode n-channel $\text{Al}_2\text{O}_3/\text{GaAs}$ MOSFET was fabricated using a standard CMOS process. The device structure is shown in Fig. 1. The n-type Si-doped ($4 \times 10^{17}/\text{cm}^3$) GaAs layer was grown by molecular beam epitaxy (MBE) on a semi-insulating GaAs substrate. An Al_2O_3 gate dielectric was deposited at a substrate temperature of 300°C using the atomic layer deposition (ALD) technique. The high- k layer is as thin as 8 nm, which is equivalent to 3.1 nm of SiO_2 for the same capacitance value. The interface quality was further improved by a post-deposition annealing at 600°C for 60 s in an oxygen ambient. The source and drain Ohmic contacts were formed by e-beam deposition of Au/Ge/Au/Ni/Au and a lift-off process, followed by a 435°C anneal in a forming gas ambient. Finally, Ti/Au metals were e-beam evaporated to form the gate electrodes. The source-to-gate and the drain-to-gate spacings were $1\ \mu\text{m}$. The gate width is $100\ \mu\text{m}$ and gate length is varied among the tested samples.

It is well known that a SiO_2 interfacial layer will be grown simultaneously when a high- k gate dielectric is deposited on a Si substrate. This interfacial layer could be a passivation layer which lowers the interface trap density and improves the interface quality [3,4]. However, it contributes to the total gate oxide capacitance as a series capacitance along with the high- k oxide capacitance. This decreases the total gate dielectric constant. For the GaAs MOSFET we studied, it was suggested that there may be a several angstroms thick Ga-oxide interfacial layer between Al_2O_3 and GaAs substrate [2]. Any possibility of SiO_2 layer between Al_2O_3 and GaAs substrate was not considered possible, because the doping concentration of Si impurities in GaAs was low. Frank et al. [5] reported that Ga(As) oxide layer grows spontaneously on the GaAs substrate during the ALD of Al_2O_3 and that only Ga_2O_3 interfacial layer remains after a thermal treatment at 600°C which decomposes the interfacial As-oxides and removes oxygen. Any effect of the Ga-oxide layer is discussed later in this paper.




Fig. 1. Cross-section of the n-channel depletion mode $\text{Al}_2\text{O}_3/\text{GaAs}$ MOSFET device with Ti/Au gate electrode.

CVS was applied to investigate the stress effects on GaAs MOSFET and the Al_2O_3 gate dielectric. Gate leakage current with increasing the stress time was monitored during CVS. I - V characteristics including gate current (I_g) vs. gate voltage (V_g) and drain current (I_{ds}) vs. gate voltage (V_g) were measured using the HP-4145B parameter analyzer. Measurements were taken periodically to monitor the variation during CVS.

3. Results and discussion

The gate leakage current (I_g) of virgin samples with different gate areas is shown in Fig. 2. The gate voltage (V_g) sweep was done only between $-3\ \text{V}$ and $3\ \text{V}$. The virgin samples in Fig. 2 clearly show a very large asymmetry of I_g under different polarities of V_g sweep, in which the I_g




Fig. 2. Gate leakage current (I_g) vs. gate voltage (V_g) for the virgin sample. The current was measured on gate area $4 \times 10^{-6}\ \text{cm}^2$, $8 \times 10^{-6}\ \text{cm}^2$, $2 \times 10^{-5}\ \text{cm}^2$, and $4 \times 10^{-5}\ \text{cm}^2$. Two or three different samples were measured for each gate area. I - V data of gate areas smaller than these presented values fluctuated widely from sample to sample and are not included here.

at positive V_g is about six to seven orders of magnitude higher than that at negative V_g . A possible reason is the different work function between the n-type GaAs substrate (~ 4.13 eV) and the gate electrode (Ti/Au, ~ 4.75 eV) for which an average value of Ti (5.30 eV) [6] and Au (4.2 eV) [6] work functions was used. As was mentioned earlier, a very thin Ga₂O₃ layer may exist between Al₂O₃ and GaAs substrate. Ga₂O₃ has an energy bandgap (2.45 eV) and a dielectric constant of ~ 10 , which is close to the Al₂O₃ dielectric constant of 8.6–10. Although, the potential barrier between Al₂O₃ and Ga₂O₃ is unknown, it is likely that Ga₂O₃ layer does not affect the carrier injection for both of the gate voltage polarities, because it has a small band gap energy compared to Al₂O₃ (9 eV). The barrier height of Ti–Au/Al₂O₃ is much larger than that of Al₂O₃/GaAs so that the electrons will require more energy to overcome the barrier to be injected through the gate oxide under a negative V_g sweep than in the positive V_g sweep. The asymmetry of gate current density was also observed in the studies of high- k /SiO₂ stack on a Si substrate [7]. Although, the SiO₂ interfacial layer which exists in the high- k /Si system plays an important role in the carrier injection through the high- k gate dielectric, the Ga₂O₃ interfacial layer does not seem to play a role in the carrier injection in this Al₂O₃/GaAs system.

It is also possible that a depletion layer in n-type GaAs that formed in the negative gate voltage, and no such depletion in the positive gate voltage, could cause the asymmetry of I_g in the unstressed virgin samples. In other words, the asymmetry in gate leakage current will arise, because the n-type GaAs surface will be in accumulation for positive gate voltage and in depletion for a negative gate voltage. The voltage drop across the depletion layer will account for the asymmetry. A rough estimation indicates that the surface potential, Ψ_s , can be three times as large as V_{ox} , the oxide voltage drop, when GaAs surface is in depletion. On the other hand, when V_g is positive and the GaAs surface is in accumulation, most of V_g will drop across the gate oxide. Here, Ψ_s and V_{ox} are related by

$$V_g = V_{fb} + \Psi_s + V_{ox} \quad (1)$$

where V_{fb} is the flat band voltage. The V_{fb} in this depletion mode MOSFET was roughly estimated using the gate bias where the transconductance, g_m , is maximum [2]. The V_{fb} estimated from the g_m data is about 0.37 V for the virgin device and the oxide charge, Q_{ox} , is as high as 1.56×10^{12} q/cm² using the following equation:

$$V_{fb} = \phi_{ms} - \frac{Q_{ox}}{C_{ox}} \quad (2)$$

where ϕ_{ms} is the work function difference between the gate electrode Ti/Au and the GaAs substrate, which is approximately 0.62 V and C_{ox} is the oxide capacitance of 9.956×10^{-7} F/cm².

Fig. 3 shows I_g – V_g characteristics for a $40 \times 100 \mu\text{m}^2$ GaAs MOSFET with +6 V CVS with the increasing stress




Fig. 3. Gate leakage current (I_g) vs. gate voltage (V_g) (1) before stress (virgin sample), (2) during stress, and (3) after breakdown.

time. It shows that for V_g between 0 V and 0.35 V, the gate leakage current increases by two to three orders of magnitude after a long time CVS. For V_g greater than 0.35 V, the I – V characteristics of the stressed sample before breakdown are similar to the virgin sample. This indicates that there may be two different mechanisms involved in the degradation of gate leakage current by the high positive V_g stress. Houssa et al. [8,9] explained the soft breakdown of ultrathin SiO₂ gate oxides using the percolation theory of nonlinear conductor networks. They reported that when the soft breakdown occurs, the current behaves according to a power law dependence on the applied gate voltage. Fig. 4 shows V_g – I_g characteristics after the stress and before the breakdown on a log–log scale. The data behaves according to a power law:

$$V_g = \rho_{eff} I_g^\alpha \quad (3)$$




Fig. 4. Gate leakage current (I_g) vs. gate voltage (V_g) after +6 V CVS in log–log scale. A power law dependence of I_g on V_g is observed.

where ρ_{eff} is the effective resistivity of gate oxide, and $\alpha = 0.90 \pm 0.03$ as shown in Fig. 4. ρ_{eff} extracted from Fig. 4 clearly decreases as the stress time is increased.

The power law dependence of V_g – I_g characteristics suggests that the percolation model plays a role in the degradation process of the gate leakage current under the positive high gate bias stress. The percolation model as proposed by Degraeve et al. [10] is detailed in the following. As the positive high gate bias is applied, a large number of traps (or broken bonds) are generated within the gate dielectric layer and at the interface. We assume that these traps randomly occupy the sites within the oxide. When a critical number of traps are generated, they will form a percolation path between the gate and the substrate, leading to a sudden increase in the gate current. With the breakdown, the paths become a permanent conductive filament and current flows directly between the gate and the substrate. This model explains that after breakdown, the leakage currents show an Ohmic behavior for both polarities. Fig. 3 shows that after the breakdown, I_g increased about six orders of magnitude over that of the virgin device. Similar data from positive CVS on HfO_2/Si sample by Chatterjee et al. [11] showed a dramatic increase in the leakage current after the hard breakdown.

In Fig. 3, when V_g sweep is greater than 0.35 V, the gate leakage currents are similar before or after the CVS. Houssa et al. [9] claimed that this is caused by Fowler–Nordheim tunneling. However our extracted barrier height from the data according to the Fowler–Nordheim tunneling model was unreasonably large. A good fit of I_g vs. V_g for V_g greater than 0.35 V was obtained with $I_g = ae^{bV_g}$. This does not correspond to any conduction model that we know.

I_{ds} vs. V_g characteristics are measured to verify the threshold voltage (V_{th}) reliability under positive CVS. The V_{th} is extracted from I_{ds} vs. V_g data by a linear extrapolation. The V_{th} shift (ΔV_{th}) is defined as the difference between the stressed sample and the virgin sample. Fig. 5 shows ΔV_{th} at various stress voltages at room temperature, 20 °C. Virgin samples with an area of $20 \mu\text{m} \times 100 \mu\text{m}$ are used in each measured curves. I_{ds} vs. V_g at $V_{\text{ds}} = 0.1 \text{ V}$ was measured immediately after each positive CVS, within about 2 s of the CVS. It is observed that V_{th} shifts positive at the beginning of the stress cycle and becomes saturated with the increasing stress time for both +1.5 V and +2 V CVS (Fig. 5). Both ΔV_{th} curves have similar shapes but increase with the increasing stress voltage. The positive V_{th} shift indicated that a significant number of electrons were getting trapped in the high- k gate dielectric during the positive CVS. Gate leakage current density (J_g) and the subthreshold slope with increasing the stress time were also measured for both +1.5 V and 2 V CVS. Fig. 6 shows the power law dependence of J_g on the stress time. J_g decreased very slightly and continuously with prolonging the stress time. This implied that there is no trap created in the bulk of Al_2O_3 gate dielectric during the positive CVS. Fig. 7 shows the dependence of the subthreshold




Fig. 5. Dependence of threshold voltage shift (ΔV_{th}) on the stress time after +1.5 V or +2 V CVS. Symbols are experimental data points and solid curves are a fitting result using Eq. (4). Note that the first points in both data (10 s or less stress time) are slightly higher than the theoretical curve. See text for discussion.




Fig. 6. The gate leakage current density (J_g) as a function of the stress time for +1.5 V and +2 V CVS.




Fig. 7. The threshold slope (S slope) as a function of the stress time for +1.5 V and +2 V CVS.

slopes on the stress time. The subthreshold slopes stayed almost constant with the increasing stress time. This indicates that there is little interface traps generation. Based on the above observation, we assume that the total traps density is constant and there are no new traps generated in the Al_2O_3 gate dielectric during the positive CVS. This model is in line with the so-called distributed capture cross-section model [12]. In addition, we assume that the pre-existing traps are located near the lower interface of the Al_2O_3 so that the trapped electrons will increase the total number of negative charges near the oxide–GaAs interface. Under these assumptions, the observed positive V_{th} shift after positive CVS is mainly due to the electrons injected from the GaAs substrate that get trapped in the pre-existing traps near the lower region of oxide. With the increasing stress time, the number of unoccupied trap states available for electron trapping will decrease and the decreased number of available trap states will reduce the net trapping rate so that the ΔV_{th} becomes saturated after the initial stages of stress.

To further understand the charge trapping-induced V_{th} shift during the positive CVS, the distributed capture cross-section model was employed to fit the experimental data [12]

$$\Delta V_{\text{th}} = \Delta V_{\text{max}}(1 - \exp(-(t/\tau_0)^\beta)) \quad (4)$$

where ΔV_{max} is the maximum threshold voltage shift, t is the stress time, τ_0 and β are fitting parameters. τ_0 is related to the capture cross-section σ_0 as $\tau_0 = \frac{q}{J_0\sigma_0}$ (J_0 is the initial gate leakage current density as shown in Fig. 6). This model is based on the assumption that the traps have continuously distributed capture cross-section [12]. Fig. 5 shows the calculated result (solid lines) and the experimental data (symbols) for various stress conditions. The calculated results agreed well with the experimental data when the stress time is greater than about 10 s. The fitting parameter β is 0.34, which is consistent with the result on Al_2O_3 by Zafar et al. [12]. Other parameters ΔV_{max} and τ_0 depended on the stressing voltages. The model of ΔV_{th} vs. stress time, as expressed by Eq. (4), works well except for about first 10 s of stressing. From Eq. (4) and Fig. 5 it can be seen that ΔV_{th} would become saturated with prolonging the stress time further.

The positive shift of V_{th} at the beginning of the stress cycle may also arise if any positive mobile charges that may exist in the high- k gate dielectric of the virgin sample are removed during the initial stages of stress time. As was mentioned earlier, the oxide charge is high, about 1.56×10^{12} q/cm². It is possible that once the positive V_g is applied, the positive mobile charges are quickly repelled from the high- k gate dielectric to the GaAs substrate. This may explain the significant overshoot of the experimental data point within the first 10 s of stress over the calculated value, as shown in Fig. 5. Once the mobile charges are removed from the oxide, any further V_{th} shift will be caused by the electrons trapping in Al_2O_3 . To reinforce this




Fig. 8. Dependence of the threshold voltage shift (ΔV_{th}) on the stress time for a negative gate voltage ($V_g = -2$ V) CVS.

argument, we performed negative CVS experiments on some samples (Fig. 8). Same I_{ds} vs. V_g measurements were applied after each negative CVS. After the negative CVS, some V_{th} shift was again positive after the initial negative CVS, similar to the positive CVS data. A removal of positive mobile charges, but not the injection and trapping of holes, can explain this small positive shift of V_{th} under the negative CVS. After this initial period, Fig. 8 shows that V_{th} shifts negatively upon further stress time as expected from the injection and trapping of holes in the high- k gate dielectric.

It is useful to mention that the I_{ds} vs. V_g measurements were conducted within a few tenths of volts below and above the V_{th} with a negative V_g sweep range (-0.8 V to -0.2 V). We were concerned that the negative V_g sweep used in the V_{th} measurement could cause some de-trapping, because of its opposite stress polarity from the positive CVS, even though the $I_{\text{d}}-V_g$ measurement will last only for about 0.4 s. From a control experiment, we estimate an approximate V_{th} shift of 2.46 mV caused by an I_{ds} vs. V_g measurement which is conducted between positive CVS steps. This ΔV_{th} is negligibly small compared with the V_{th} shift caused by the positive CVS.

4. Summary

In this work, we investigated the leakage current through the Al_2O_3 gate dielectric in a depletion mode GaAs MOSFET after a various constant voltage stress had been applied. The observed asymmetry of leakage current in virgin device was discussed in relation to the work function difference between gate electrode and GaAs substrate. The leakage current after the stress was discussed in terms of the percolation model. The positive V_{th} shift observed for both +1.5 V and +2 V CVS indicated an electron trapping in the Al_2O_3 gate dielectric by the existing traps. The continuously decreasing gate leakage current density and the constant threshold voltage slope with the increasing

stress time implied that no new traps are created during the +1.5 V and +2 V CVS. Power law model of ΔV_{th} vs the stress time by Zafar et al. was found to fit our experimental data well. Our data analyses implied that during the initial 10 s period of CVS, mobile positive charges may be removed from the Al_2O_3 layer, and during the subsequent CVS, the trapping of carriers injected into Al_2O_3 is responsible for the V_{th} shift.

References

- [1] Hong M, Ren F, Kuo JM, Hobson WS, Kwo J, Mannaerts JP, et al. Depletion mode GaAs metal–oxide–semiconductor field effect transistors with $Ga_2O_3(Gd_2O_3)$ as the gate oxide. *J Vac Sci Technol B* 1998;16:1398–400.
- [2] Ye PD, Wilk GD, Yang B, Kwo J, Chu SNG, Nakahara S, et al. GaAs metal–oxide–semiconductor field effect transistor with nanometer-thin dielectric grown by atomic layer deposition. *Appl Phys Lett* 2003;83:180–2.
- [3] Ma TP. Opportunities and challenges for high- k gate dielectrics. In: *Proceedings of the IEEE IPFA'04*; 2004. p. 1–4.
- [4] Ribes G, Mitard J, Denais M, Bruyere S, Monsieur F, Parthasarathy C, et al. Review on high- k dielectrics reliability issues. *IEEE Trans Dev Mater Reliab* 2005;5:5–19.
- [5] Frank MM, Wilk GD, Starodub D, Gustafsson T, Garfunkel E, Chabal YJ, et al. HfO_2 and Al_2O_3 gate dielectrics on GaAs grown by atomic layer deposition. *Appl Phys Lett* 2005;86:152904.
- [6] Hölzl J, Schulte FK. *Work function of metals*. Springer Tracts Mod Phys 1979;85:1.
- [7] (a) Degraeve R, Kauerauf T, Kerber A, Cartier E, Govoreanu B, Roussel P, et al. Stress polarity dependence of degradation and breakdown of SiO_2 /high- k stacks. *IEEE IRPS* 2003:23–8; (b) Kauerauf T, Govoreanu B, Degraeve R, Groeseneken G, Maes Herman. Scaling CMOS: finding the gate stack with the lowest leakage current. *Solid State Electron*. 2005;49:695–701.
- [8] Houssa M, Nigam T, Mertens PW, Heyns MM. Model for the current–voltage characteristics of ultrathin gate oxides after soft breakdown. *J Appl Phys* 1998;84:4351–5.
- [9] Houssa M, Nigam T, Mertens PW, Heyns MM. Soft breakdown in ultrathin gate oxides: correction with the percolation theory of nonlinear conductors. *Appl Phys Lett* 1998;73:514–6.
- [10] Degraeve R, Groeseneken G, Bellens R, Depas M, Maes HE. A consistent model for the thickness dependence of intrinsic breakdown in ultrathin oxides. *IEEE Electr Dev Meet* 1995:863–6.
- [11] Chatterjee S, Kuo Y, Lu J, Tewg JY, Majhi P. Electrical reliability aspects of HfO_2 high- k gate dielectrics with TaN metal gate electrodes under constant voltage stress. *Microelectr Reliab* 2006;46:69–76.
- [12] Zafar S, Callegari A, Gusev E, Fischetti MV. Charge trapping related threshold voltage instabilities in high permittivity gate dielectric stacks. *J Appl Phys* 2003;93:9298–303.