## Homework 1 Solution

ECE 559: MOS VLSI Design (Fall 2009)
ECE Department, Purdue University

Due: 24-Sep-2009
Problem 1 (Latchup): The schematic and equivalent circuit of parasitic resistors and bipolar transistors in a CMOS is shown below. Here, the latchup is triggered at the point when the npntransistor is turned on, i.e., the voltage drop across the resistor $R_{s}$ is larger than the turn-on voltage of npn-transistor.


From this condition, derive the following inequality for the triggering of the latchup

$$
\beta_{n p n} \beta_{p n p}>1+\frac{\left(\beta_{n p n}+1\right)\left(I_{R S}+I_{R W} \beta_{p n p}\right)}{\left(I_{d d}-I_{R S}\right)}
$$

Where $\beta_{\mathrm{pnp}}$ and $\beta_{\mathrm{npn}}$ are the common-emitter current gains for the pnp and npn transistors, respectively.

## Solution:



The triggering of latchup occurs when $I_{\text {latchup }}>I_{R S}$.
where $I_{\text {latchup }}$ is the current flowing through the resistor $R_{s}$.

So the condition is
$I_{\text {latchup }}=I_{c, p n p}-I_{b, n p n}>I_{R S}$
$\Rightarrow \beta_{p n \rho} I_{b, p n p}-I_{b, n p n}>I_{R S}$
$\Rightarrow \beta_{p n p}\left(I_{c, n p n}-I_{R W}\right)-I_{b, n p n}>I_{R S}$
$\Rightarrow \beta_{p n p}\left(\beta_{n p n} I_{b, n p n}-I_{R W}\right)-I_{b, n p n}>I_{R S}$
$\Rightarrow\left(\beta_{p n p} \beta_{n p n}-1\right) I_{b, n p n}-\beta_{p n p} I_{R W}>I_{R S}$
$I_{b, n p n}$ can be expressed in terms of total supply current $I_{d d}$.

$$
\begin{aligned}
& I_{d d}=I_{R S}+I_{e, n n n} \\
& \Rightarrow I_{d d}=I_{R S}+\left(\beta_{n p n}+1\right) I_{b, n p n} \\
& \Rightarrow I_{b, n p n}=\frac{\left(I_{d d}\right.}{\left(\beta_{n p s}+1\right)}
\end{aligned}
$$

Substituting $I_{b, n p n}$, we get

$$
\begin{aligned}
& \left(\beta_{p n p} \beta_{n p n}-1\right) \frac{\left(I_{d d}-I_{R S}\right)}{\left(\beta_{n p n}+1\right)}-\beta_{p n p} I_{R W}>I_{R S} \\
& \Rightarrow \beta_{p n p} \beta_{n p n}>1+\frac{\left(\beta_{n p n}+1\right)\left(I_{R S}+\beta_{p n p} I_{R W}\right)}{\left(I_{d d}-I_{R S}\right)}
\end{aligned}
$$

Note: Ideally the directions of the current paths $\mathbf{I}_{\mathbf{c}, \mathbf{n p n}}, \mathbf{I}_{\mathbf{b}, \mathbf{p n p}}$, and $\mathbf{I}_{\mathbf{R}} \mathbf{~ s h o u l d ~ h a v e ~ t h e ~ o p p o s i t e ~}$ directions as of shown. But, to show the positive feedback path for the two transistors, the directions are shown in this way.

Problem 2 (CMOS Limits): Prove that the minimum $V_{D D}$ for $C M O S$ circuit operation is

$$
\left.V_{D D}\right|_{\min }=2 \ln (2) \frac{K T}{q} .
$$

## Solution:

Let us consider a simple inverter and assume subthreshold mode of operation. Equating the subthreshold currents for the NMOS and PMOS, we get

$$
\begin{aligned}
& e^{\frac{q V_{G S, n}}{K T}}\left(1-e^{-\frac{q V_{D S, n}}{K T}}\right)=e^{\frac{q V_{S G, p}}{K T}}\left(1-e^{-\frac{q V_{S D, p}}{K T}}\right) \\
& \Rightarrow e^{\frac{q V_{\text {in }}}{K T}}\left(1-e^{-\frac{q V_{\text {out }}}{K T}}\right)=e^{\frac{q\left(V_{D D}-V_{\text {in }}\right)}{K T}}\left(1-e^{-\frac{q\left(V_{D D}-V_{\text {out }}\right)}{K T}}\right) \\
& \Rightarrow V_{\text {in }}=\frac{V_{D D}}{2}+\frac{K T}{2 q} \ln \left(\frac{1-e^{-\frac{q\left(V_{D D}-V_{\text {out }}\right)}{K T}}}{1-e^{-\frac{q V_{\text {out }}}{K T}}}\right)
\end{aligned}
$$

Note that for simplicity we have assumed symmetric NMOS and PMOS. However, it is not limited to the case. See pp. 149-150 from the following paper.

Swanson, R. M. and Meindel, J. D., "Ion-Implanted Complementary MOS Transistors in Low-Voltage Circuits", IEEE Journal of Solid-State Circuits, Vol. SC-7, No. 2, April 1972, pp. 146-153.

Also, we have assumed, $m=1$. Actually,

$$
m=1+\frac{C_{D}}{C_{o x}}
$$

where $C_{D}$ and $C_{O X}$ are depletion capacitance and oxide capacitance, respectively. Assuming $C_{D} \ll C_{O X}$, $m=1$. The minimum value of $m$ is assumed that would give rise to minimum $V_{D D}$. Also we have ignored channel length modulation for large $\mathrm{V}_{\mathrm{DS}}$.

Let us assume

$$
\begin{array}{ll}
A=\left(1-e^{-\frac{q\left(V_{D D}-V_{\text {out }}\right)}{K T}}\right) & B=\left(1-e^{-\frac{q V_{\text {out }}}{K T}}\right) \\
\Rightarrow \frac{d A}{d V_{\text {out }}}=\frac{q}{K T}(A-1) . & \Rightarrow \frac{d B}{d V_{\text {out }}}=\frac{q}{K T}(1-B) .
\end{array}
$$

We know that for regenerative action of an inverter

$$
\begin{aligned}
& \frac{d V_{\text {in }}}{d V_{\text {out }}}=-1 \\
& \Rightarrow \frac{1}{2}\left(\frac{(A-1)}{A}-\frac{(1-B)}{B}\right)=-1 \\
& \Rightarrow A+B=4 A B \\
& \Rightarrow\left(1-e^{-\frac{q\left(V_{D D}-V_{\text {out }}\right)}{K T}}\right)+\left(1-e^{-\frac{q V_{\text {out }}}{K T}}\right)=4\left(1-e^{-\frac{q V_{\text {out }}}{K T}}-e^{-\frac{q\left(V_{D D}-V_{\text {out }}\right)}{K T}}+e^{-\frac{q V_{D D}}{K T}}\right) \\
& \Rightarrow 3\left(e^{-\frac{q\left(V_{D D}-V_{\text {out }}\right)}{K T}}-e^{-\frac{q V_{\text {out }}}{K T}}\right)=4 e^{-\frac{q V_{D D}}{K T}}+2
\end{aligned}
$$

We have to choose $\mathrm{V}_{\text {out }}$ for which minimum $\mathrm{V}_{\mathrm{DD}}$ is achieved. Differentiating the previous expression with respect to $\mathrm{V}_{\text {out }}$ and making

$$
\frac{d V_{D D}}{d V_{\text {out }}}=0
$$

we get

$$
\begin{aligned}
& e^{-\frac{q V_{\text {out }}}{K T}}-e^{-\frac{q V_{D D}}{K T}} e^{\frac{q V_{\text {out }}}{K T}}=0 \\
& \Rightarrow V_{\text {out }}=\frac{V_{D D}}{2}
\end{aligned}
$$

Putting $V_{\text {out }}=\frac{V_{D D}}{2}$,
$\left(1-e^{-\frac{q\left(V_{D D}-\frac{V_{D D}}{2}\right)}{K T}}\right)+\left(1-e^{-\frac{q V_{D D}}{2 K T}}\right)=4\left(1-e^{-\frac{q V_{D D}}{2 K T}}-e^{-\frac{q\left(V_{D D}-\frac{V_{D D}}{2}\right)}{K T}}+e^{-\frac{q V_{D D}}{K T}}\right)$
$\Rightarrow 2\left(1-e^{-\frac{q V_{D D}}{2 K T}}\right)=4\left(1-e^{-\frac{q V_{D D}}{2 K T}}\right)^{2}$
$\Rightarrow\left(1-e^{-\frac{q V_{D D}}{2 K T}}\right)=\frac{1}{2}$
$\Rightarrow e^{-\frac{q V_{D D}}{2 K T}}=\frac{1}{2}$
$\left.\Rightarrow V_{D D}\right|_{\min }=2 \ln (2) \frac{K T}{q}$.

Problem 3 (Pseduo-NMOS): Consider a pseudo-NMOS 2-input NAND gate as in the figure below. Use the following

$$
\begin{array}{ll}
\mathrm{V}_{\mathrm{DD}}=1 \mathrm{~V} & \\
\mathrm{~K}_{\mathrm{p}}^{\prime}=\mu_{\mathrm{p}} C_{\mathrm{ox}}=30 \mathrm{e}-6 \mathrm{~A} / \mathrm{V}^{2} & \mathrm{~K}_{\mathrm{n}}^{\prime}=\mu_{\mathrm{n}} \mathrm{C}_{\mathrm{ox}}=60 \mathrm{e}-6 \mathrm{~A} / \mathrm{V}^{2} \\
\mathrm{~V}_{\mathrm{tp}}=-0.3 \mathrm{~V} & \mathrm{~V}_{\mathrm{tn}}=0.3 \mathrm{~V} .
\end{array}
$$

Assume there is no sub threshold current, no body effect, and every transistor has ideal longchannel characteristics.

Determine the output voltage ( $\mathrm{V}_{\text {out }}$ ) when the input voltage is i) 0 V ii) 0.2 V iii) 0.3 V iv) 0.4 V v) 0.7 V vi) 1 V .


## Solution:

i) When $\mathrm{V}_{\mathrm{in}}=0$, NMOS N2 is at cut-off region of operation $\left(\mathrm{V}_{\mathrm{gs}, \mathrm{N} 1}=0 \mathrm{~V}<\mathrm{V}_{\mathrm{tn}}=0.3 \mathrm{~V}\right)$. So $\mathrm{I}_{\mathrm{N} 2}=0$. Since the transistors are serially connected, $\mathrm{I}_{\mathrm{P} 1}=0$. Hence the voltage drop across the PMOS P1 is 0 . So

$$
V_{\text {out }}=V_{D D}=1 \mathrm{~V} .
$$

ii) When $V_{\text {in }}=0.2 \mathrm{~V}, \mathrm{NMOS} \mathrm{N} 2$ is at cut-off region of operation $\left(\mathrm{V}_{\mathrm{gs}, \mathrm{N} 1}=0.2 \mathrm{~V}<\mathrm{V}_{\text {tn }}=0.3\right.$ V). So $\mathrm{I}_{\mathrm{N} 2}=0$. Since the transistors are serially connected, $\mathrm{IP}_{\mathrm{P} 1}=0$. Hence the voltage drop across the PMOS P1 is 0 . So

$$
V_{\text {out }}=V_{D D}=1 \mathrm{~V} .
$$

iii) When $V_{\text {in }}=0.3 \mathrm{~V}$, NMOS N2 is at cut-off region of operation $\left(V_{g s,} \mathrm{~N} 1=V_{\mathrm{tn}}=0.3 \mathrm{~V}\right)$. So $\mathrm{I}_{\mathrm{N} 2}=0$. Since the transistors are serially connected, $\mathrm{I}_{\mathrm{P} 1}=0$. Hence the voltage drop across the PMOS P1 is 0 . So

$$
V_{\text {out }}=V_{D D}=1 \mathrm{~V}
$$

iv) When $\mathrm{V}_{\text {in }}=0.4 \mathrm{~V}$, NMOS N 2 is no longer at cut-off region of operation $\left(\mathrm{V}_{\mathrm{gs}, \mathrm{N} 1}=0.4 \mathrm{~V}>\right.$ $\mathrm{V}_{\mathrm{tn}}=0.3 \mathrm{~V}$ ). It can be either in linear or saturation region. We may have to do trial and error procedure to determine the correct regions of operation for the MOSs.

| MOS | Saturation | Linear |
| :---: | :---: | :---: |
| P1 | $\begin{aligned} & \mathrm{V}_{\mathrm{ds}, \mathrm{P} 1}<\mathrm{V}_{\mathrm{gs}, \mathrm{P} 1}-\mathrm{V}_{\mathrm{tp}} \\ & \mathrm{~V}_{\text {out }}-\mathrm{V}_{\mathrm{DD}}<\left(0-\mathrm{V}_{\mathrm{DD}}\right)-\mathrm{V}_{\mathrm{tp}} \\ & \mathrm{~V}_{\text {out }}<0.3 \end{aligned}$ | $\mathrm{V}_{\text {out }}>0.3$ |
| N1 | $\begin{aligned} & V_{\mathrm{ds}, \mathrm{~N} 1}>\mathrm{V}_{\mathrm{gs}, \mathrm{~N} 1}-\mathrm{V}_{\mathrm{tn}} \\ & \left(\mathrm{~V}_{\text {out }}-\mathrm{V}_{\mathrm{X}}\right)>\left(0.4-\mathrm{V}_{\mathrm{X}}\right)-0.3 \\ & \mathrm{~V}_{\text {out }}>0.1 \end{aligned}$ | $\mathrm{V}_{\text {out }}<0.1$ |
| N2 | $\begin{aligned} & \mathrm{V}_{\mathrm{ds}, \mathrm{~N} 2}>\mathrm{V}_{\mathrm{gs}, \mathrm{~N} 2}-\mathrm{V}_{\mathrm{tn}} \\ & \mathrm{~V}_{\mathrm{X}}>0.4-0.3 \\ & \mathrm{~V}_{\mathrm{x}}>0.1 \end{aligned}$ | $\mathrm{V}_{\mathrm{X}}<0.1$ |

Since with $\mathrm{V}_{\text {in }}=0.4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DD}}=1 \mathrm{~V}$, it is expected that $\mathrm{V}_{\text {out }}$ would be quite high (greater than 0.3 V ), we will first assume that P1 is in linear region and N1 is in saturation region. Since N1 is assumed to be in saturation region, on current flowing through the NMOS N1 will be high and it will incur a high voltage drop across the NMOS N1 itself. But we are not very sure how much the voltage drop would be. So we have to quite assume here for the region of operation for NMOS N2. Let us assume that $\mathrm{V}_{\mathrm{X}}<0.1$,
i.e., the linear region of operation for the NMOS N2. So the equations for the currents for the three MOSs would be as follows.

$$
\begin{aligned}
& I_{D, P 1}=30 * 10^{-6} * 1 *\left((-1+0.3) *(\text { vout }-1)-\frac{(\text { vout }-1)^{2}}{2}\right) . \\
& I_{D, N 1}=60 * 10^{-6} * 2 *\left(\frac{(0.4-0.3-v x)^{2}}{2}\right) . \\
& I_{D, N 2}=60 * 10^{-6} * 2 *\left((0.4-0.3) * v x-\frac{v x^{2}}{2}\right) .
\end{aligned}
$$

Solving for $I_{D, N 1}=I_{D, N 2}$ we get $v x=0.0293$. Then using $I_{D, P 1}=I_{D, N 2}$ we get vout $=$ 0.9856 . Since our assumptions $\mathrm{V}_{\mathrm{X}}<0.1$ and $\mathrm{V}_{\text {out }}>0.3$ have come correct, we are right about our assumptions. So the results are

$$
\begin{aligned}
& \mathrm{P} 1 \text { : linear } \\
& \mathrm{N} 1: \text { saturation } \\
& \mathrm{N} 2 \text { : linear } \\
& \mathrm{V}_{\mathrm{X}}=0.0293 \mathrm{~V} \\
& \mathrm{~V}_{\text {out }}=0.9856 \mathrm{~V} .
\end{aligned}
$$

v) When $\mathrm{V}_{\text {in }}=0.7 \mathrm{~V}$, NMOS N 2 is definitely no longer at cut-off region of operation ( $\mathrm{V}_{\mathrm{gs}, \mathrm{N} 1}$ $=0.7 \mathrm{~V}>\mathrm{V}_{\mathrm{tn}}=0.3 \mathrm{~V}$ ). It can be either in linear or saturation region. We may have to do trial and error procedure to determine the correct regions of operation for the MOSs.

| MOS | Saturation | Linear |
| :---: | :---: | :---: |
| P1 | $\begin{aligned} & \mathrm{V}_{\mathrm{ds}, \mathrm{P} 1}<\mathrm{V}_{\mathrm{gs}, \mathrm{P} 1}-\mathrm{V}_{\mathrm{tp}} \\ & \mathrm{~V}_{\text {out }}-\mathrm{V}_{\mathrm{DD}}<\left(0-\mathrm{V}_{\mathrm{DD}}\right)-\mathrm{V}_{\mathrm{tp}} \\ & \mathrm{~V}_{\text {out }}<0.3 \end{aligned}$ | $\mathrm{V}_{\text {out }}>0.3$ |
| N1 | $\begin{aligned} & \mathrm{V}_{\mathrm{ds}, \mathrm{~N} 1}>\mathrm{V}_{\mathrm{gs}, \mathrm{~N} 1}-\mathrm{V}_{\mathrm{tn}} \\ & \left(\mathrm{~V}_{\text {out }}-\mathrm{V}_{\mathrm{X}}\right)>\left(0.7-\mathrm{V}_{\mathrm{X}}\right)-0.3 \\ & \mathrm{~V}_{\text {out }}>0.4 \end{aligned}$ | $\mathrm{V}_{\text {out }}<0.4$ |


| N2 | $V_{d s, N 2}>V_{g s, N 2}-V_{\mathrm{tn}}$ | $\mathrm{V}_{\mathrm{X}}<0.4$ |
| :--- | :--- | :--- |
|  | $\mathrm{~V}_{\mathrm{X}}>0.7-0.3$ |  |
|  | $\mathrm{~V}_{\mathrm{X}}>0.4$ |  |

With $\mathrm{V}_{\text {in }}=0.7 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DD}}=1 \mathrm{~V}$, the output $\mathrm{V}_{\text {out }}$ may have value greater than 0.4 V , in between 0.3 V and 0.4 V , or even less than 0.3 V . However, this time you can quite assume that the NMOS N2 is in linear region as quite a lot of voltage drop will be happening across the ON NMOS N1 even if the output is at higher side. That we have already seen from the previous part ( $\mathrm{Vin}=0.4 \mathrm{~V}$ ). So this time our assumption is strong on NMOS N2 that N2 is in linear region. We can try the following conditions for P1 and N1.

| Step | Assumed Vout | P1 | N1 |
| :--- | :--- | :--- | :--- |
| 1 | $V_{\text {out }}>0.4$ | linear | saturation |
| 2 | $0.3<\mathrm{V}_{\text {out }}<0.4$ | linear | linear |
| 3 | $\mathrm{~V}_{\text {out }}<0.3$ | saturation | linear |

Now, from the above table, we can easily observe that as the input voltage Vin is increased (i.e., Vout is decreased), we are going towards the combinations corresponding to the steps 1 to 3 gradually and subsequently. We can start from the first step. So we are assuming at first P1: linear, N1: saturation, and N2: linear. Recall what we have got from the previous part ( $\mathrm{Vin}=0.4 \mathrm{~V}$ ) - P1: linear, N1: saturation, and N2: linear. So this time we may have to go for the other two combinations for the P1 and N 1 as well.

Accordingly, the equations for the currents for the three MOSs would be as follows.

$$
\begin{aligned}
& I_{D, P 1}=30 * 10^{-6} * 1 *\left((-1+0.3) *(\text { vout }-1)-\frac{(v o u t-1)^{2}}{2}\right) . \\
& I_{D, N 1}=60 * 10^{-6} * 2 *\left(\frac{(0.7-0.3-v x)^{2}}{2}\right) . \\
& I_{D, N 2}=60 * 10^{-6} * 2 *\left((0.7-0.3) * v x-\frac{v x^{2}}{2}\right) .
\end{aligned}
$$

Solving for $I_{D, N 1}=I_{D, N 2}$ we get $v x=0.1172$. Then using $I_{D, P 1}=I_{D, N 2}$ we get vout $=$ 0.7123 . Since our assumptions $\mathrm{V}_{\mathrm{X}}<0.4$ and $\mathrm{V}_{\text {out }}>0.4$ have come correct, we are right about our assumptions. So the results are

P1: linear
N1: saturation
N 2 : linear
$\mathrm{V}_{\mathrm{X}}=0.1172 \mathrm{~V}$
$\mathrm{V}_{\text {out }}=0.7123 \mathrm{~V}$.
vi) When $\mathrm{V}_{\text {in }}=1.0 \mathrm{~V}$, NMOS N 2 definitely is no longer at cut-off region of operation ( $\mathrm{V}_{\mathrm{gs}, \mathrm{N} 1}$ $=0.7 \mathrm{~V}>\mathrm{V}_{\mathrm{tn}}=0.3 \mathrm{~V}$ ). It can be either in linear or saturation region. We may have to do trial and error procedure to determine the correct regions of operation for the MOSs.

| MOS | Saturation | Linear |
| :--- | :--- | :--- |
| P1 | $V_{\text {ds }, \mathrm{P} 1}<\mathrm{V}_{\mathrm{gs}, \mathrm{P} 1}-\mathrm{V}_{\mathrm{tp}}$ <br> $\mathrm{V}_{\text {out }}-\mathrm{V}_{\mathrm{DD}}<\left(0-\mathrm{V}_{\mathrm{DD}}\right)-\mathrm{V}_{\text {tp }}$ <br> $\mathrm{V}_{\text {out }}<0.3$ | $\mathrm{~V}_{\text {out }}>0.3$ |
| N1 | $\mathrm{V}_{\mathrm{ds}, \mathrm{N} 1}>\mathrm{V}_{\mathrm{gs}, \mathrm{N} 1}-\mathrm{V}_{\text {tn }}$ <br> $\left(\mathrm{V}_{\text {out }}-\mathrm{V}_{\mathrm{X}}\right)>\left(1.0-\mathrm{V}_{\mathrm{X}}\right)-0.3$ <br> $\mathrm{~V}_{\text {out }}>0.7$ | $\mathrm{~V}_{\text {out }}<0.7$ |
| N2 | $\mathrm{V}_{\mathrm{ds}, \mathrm{N} 2}>\mathrm{V}_{\mathrm{gs}, \mathrm{N} 2}-\mathrm{V}_{\text {tn }}$ <br> $V_{\mathrm{X}}>1.0-0.3$ <br> $\mathrm{~V}_{\mathrm{X}}>0.7$ | $\mathrm{~V}_{\mathbf{X}}<0.7$ |

With $\mathrm{V}_{\text {in }}=1 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DD}}=1 \mathrm{~V}$, it is quite expected that the output $\mathrm{V}_{\text {out }}$ will have value less than 0.7 V . Also, this time we can quite assume that the NMOS N2 is in linear region as quite a lot of voltage drop will be happening across the ON NMOS N1 even if the output is at higher side. That we have already seen from the from the previous two parts (Vin $=0.4 \mathrm{~V}$ and $\mathrm{Vin}=0.7 \mathrm{~V}$ ). So this time our assumption is strong for the NMOSs N1 and N2 that both are in linear region.

We have to do assumption for PMOS P1. Since we are applying the highest voltage (Vin $=V_{D D}$ ) at the input, we should assume first that the output has reached a quite low value to put the PMOS P1 in saturation (Vout < 0.3 V ).

Accordingly, the equations of the currents for the three MOSs would be as follows.

$$
\begin{aligned}
& I_{D, P 1}=30 * 10^{-6} * 1 *\left(\frac{(-1+0.3)^{2}}{2}\right) . \\
& I_{D, N 1}=60 * 10^{-6} * 2 *\left((1.0-0.3-v x) *(v o u t-v x)-\frac{(v o u t-v x)^{2}}{2}\right) . \\
& I_{D, N 2}=60 * 10^{-6} * 2 *\left((1.0-0.3) * v x-\frac{v x^{2}}{2}\right)
\end{aligned}
$$

Solving for $I_{D, P 1}=I_{D, N 2}$ we get $v x=0.0938$. Then using $I_{D, P 1}=I_{D, N 1}$ we get vout $=$ 0.2050 . Since our assumptions $V_{X}<0.7$ and $V_{\text {out }}<0.3$ have come correct, we are right about our assumptions. So the results are

$$
\begin{aligned}
& \text { P1: saturation } \\
& \mathrm{N} 1: \text { linear } \\
& \mathrm{N} 2 \text { : linear } \\
& \mathrm{V}_{\mathrm{X}}=0.0938 \mathrm{~V} \\
& \mathrm{~V}_{\text {out }}=0.2050 \mathrm{~V} .
\end{aligned}
$$

Since it is cumbersome to first figure out the regions of operation for the MOSs, to subsequently solve the equations, and then to cross-check the validity of our assumption, it makes sense to write an automated program for the steps. Such an automated program is given next. However, we should have an at least rough understanding of the circuit at hand first.

```
%
% The program finds the regions of operation (linear/saturation) for the
% transistors in a 2-input NAND gate (pseduo-NMOS style) with ints two
% inputs connected together
%
% by Kuntal Roy
% ECE Dept., Purdue University
% royk@purdue.edu
% Date: 24-Sep-2009
%
clear all
close all
% These values are hardcoded in the equations
% However, you can use num2str for all the variables like vin as below
vdd = 1; % in V
kpd = 30; % in uA/v2
knd = 60; % in uA/V2
vtp = -0.3; % in V
vtn = 0.3; % in V
wplp = 1;
wnln = 2;
% use vin values more that vtn
vin = [0.31 0.4:0.1:1.0];
cond = ['l' 's']; % 'l' for linear and 's' for saturation
% current equations for PMOS
p_lin = '30*1*((-1+0.3)*(vout-1)-(vout-1)^2/2)'; %
p_sat = '30*1*((-1+0.3)^2/2)';
% To be able to simulate for multiple VINs, use num2str inside for loop
% as below
% vin = 0.7;
% n1_lin = '60*2*((0.7-0.3-vx)*(vout-vx) - (vout-vx)^2/2)';
%n1_sat = '60*2*((0.7-0.3-vx)^2/2)';
%
% n2_lin = '60*2*((0.7-0.3)*vx - vx^2/2)';
% n2_sat = '60*2*((0.7-0.3)^2/2)';
for ivin = vin
    matched = 0;
    % current equations for NMOS 1 (upper one)
    n1_lin = strcat( ...
    '60*2*((', num2str(ivin, '%4.2f'),'-0.3-vx)*(vout-vx)-(vout-vx)^2/2)');
    n1_sat = strcat('60*2*((', num2str(ivin, '%4.2f'),'-0.3-vx)^2/2)');
    % current equations for NMOS 2 (below one)
```

```
n2_lin = strcat('60*2*((', num2str(ivin, '%4.2f'),'-0.3)*vx-vx^2/2)');
n2_sat = strcat('60*2*((', num2str(ivin, '%4.2f'),'-0.3)^2/2)');
for icondp = cond % pmos
    for icondn1 = cond % nmos1
        for icondn2 = cond % nmos2
% selecting the equations for the corresponding region of
% operation
switch icondp
            case 'l'
                            pmoseq = p_lin;
        case 's'
            pmoseq = p_sat;
        otherwise
                    disp('Unknown region of opearion!')
                    return
        end
        switch icondn1
            case 'l'
            nmosleq = n1_lin;
        case 's'
            nmos1eq = n1_sat;
        otherwise
                    disp('Unknown region of opearion!')
                    return
        end
        switch icondn2
            case 'l'
            nmos2eq = n2_lin;
        case 's'
            nmos2eq = n2_sat;
        otherwise
                    disp('Unknown region of opearion!')
                    return
    end
    % preparing two equations from three currents
    eq1 = strcat(pmoseq, '=', nmosleq);
    eq2 = strcat(pmoseq, '=', nmos2eq);
    % solving the equations
    [vout_op, vx_op] = solve(eq1, eq2);
        % there may be multiple roots
        for ilop = 1:length(vout_op)
            % converting sym to double
            svout_op = double(vout_op(ilop));
            svx_op = double(vx_op(ilop));
            % ignore if imaginary solution
            if ~isreal(svout_op) || ~isreal(svx_op)
```

```
    continue;
    end
    % ignore if negative or values greated than vdd
    if svout_op < 0 || svout_op > vdd || ...
        svx_op < 0 || svx_op > vdd
        continue;
    end
    % determine vgs and vds for all the transistors
vgsp = (0-vdd); vdsp = (svout_op-vdd);
vgsn1 = (ivin-svx_op); vdsn1 = (svout_op-svx_op);
vgsn2 = ivin; vdsn2 = svx_op;
% detrmining the region of operation for the
% transistors
if vgsp >= vtp % cutoff
    continue;
else
        if vdsp > vgsp-vtp
            pmos_cond = 'l';
        else
            pmos_cond = 's';
        end
end
if vgsn1 <= vtn % cutoff
        continue;
else
        if vdsn1 < vgsn1-vtn
            nmos1_cond = 'l';
        else
            nmos1_cond = 's';
        end
end
if vgsn2 <= vtn % cutoff
        continue;
else
        if vdsn2 < vgsn2-vtn
            nmos2_cond = 'l';
        else
            nmos2_cond = 's';
        end
end
% checking the condition that if the assumed conditions
% are correct or not
if pmos_cond == icondp && nmos1_cond == icondn1 ...
            && nmos2_cond == icondn2
        disp(sprintf('Matched: vin: %6.4f\tvout:
%6.4f\tvx:%6.4f\tpmos: %c\tnmos1: %c\tnmos2: %c', ...
            ivin, svout_op, svx_op, pmos_cond, nmos1_cond,
nmos2_cond))
    matched = 1;
```

```
                                    break;
                end
            end
            if matched == 1
                break;
            end
                end
            if matched == 1
                        break;
            end
        end
        if matched == 1
        break;
        end
    end
end
```


## Results

| Vin (V) | Vout (V) | Vx (V) | PMOS P1 | NMOS N1 | NMOS N2 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0.31 | 0.9999 | 0.0029 | linear | saturation | linear |
| 0.40 | 0.9856 | 0.0293 | linear | saturation | linear |
| 0.50 | 0.9403 | 0.0586 | linear | saturation | linear |
| 0.60 | 0.8568 | 0.0879 | linear | saturation | linear |
| 0.70 | 0.7123 | 0.1172 | linear | saturation | linear |
| 0.80 | 0.4000 | 0.1394 | linear | linear | linear |
| 0.90 | 0.2609 | 0.1127 | saturation | linear | linear |
| 1.00 | 0.2050 | 0.0938 | saturation | linear | linear |

Note that for Vin $=0.8 \mathrm{~V}$, all the MOSs are in linear region which would have been very difficult to solve by hand.

