## Homework 2

ECE 559: MOS VLSI Design (Fall 2009)
ECE Department, Purdue University

Assigned: 24-Sep-2009
Due: 06-Oct-2009
Important: Please turn-in all of your codes along with the waveforms (when necessary) during submission of your solution. You may be asked to provide the soft copy of your codes by email if such need arises.

Problem 1: Consider a 2-input NAND gate as below.

a) Assume the following two different cases of input transitions

1) $V_{i n 1}$ is fixed at logic ' 1 ' and $V_{i n 2}$ is making transition from $0 \rightarrow 1$.
2) $V_{\text {in2 }}$ is fixed at logic ' 1 ' and $V_{\text {in1 }}$ is making transition from $0 \rightarrow 1$.

Which case will incur a higher falling delay at the output? Explain clearly the reason.
b) Do a SPICE simulation with the libraries that you have used in Tutorial 2, i.e., tsmc25N and tsmc25P to confirm the result. Assume the following parameters

$$
\mathrm{L}=240 \mathrm{~nm}, \mathrm{~W}_{\mathrm{p}}=1250 \mathrm{~nm}, \mathrm{~W}_{\mathrm{n}}=450 \mathrm{~nm}, \mathrm{~V}_{\mathrm{DD}}=2.5 \mathrm{~V} .
$$

Also, connect a $20 f \mathrm{~F}$ capacitance at both the nodes OUT and OUTX.

Problem 2: Consider the same 2-input NAND gate as in the problem 1. Assume that the substrates for all the PMOSs and NMOSs are connected to $V_{D D}$ and ground, respectively.
a) You do not need to consider the capacitances at the nodes OUT and OUTX for this part. Assume the following.

$$
\begin{array}{ll}
\mathrm{V}_{\mathrm{DD}}=1 \mathrm{~V} & \mathrm{~V}_{\text {in } 1}=\mathrm{V}_{\mathrm{in} 2}=0.5 \mathrm{~V} \\
\mathrm{~K}_{\mathrm{p}}^{\prime}=\mu_{\mathrm{p}} C_{\mathrm{ox}}=30 \mathrm{e}-6 \mathrm{~A} / \mathrm{V}^{2} & \mathrm{~K}_{\mathrm{n}}^{\prime}=\mu_{\mathrm{n}} C_{\mathrm{ox}}=60 \mathrm{e}-6 \mathrm{~A} / \mathrm{V}^{2} \\
\mathrm{~V}_{\mathrm{tp}}=-0.3 \mathrm{~V} & \mathrm{~V}_{\mathrm{tn}}=0.3 \mathrm{~V} \quad \text { (without body effect) } \\
\left|2 \phi_{\mathrm{f}}\right|=0.6 \mathrm{~V} & \mathrm{Y}=0.4 \mathrm{~V}^{0.5} \\
\mathrm{~W}_{\mathrm{p}} / L_{p}=2 & \mathrm{~W}_{\mathrm{n}} / L_{\mathrm{n}}=2 .
\end{array}
$$

Determine the output voltage, $V_{\text {out }}$
i. Without body effect
ii. With body effect

You may think of using matlab to solve your equations.
b) Do a SPICE simulation with the libraries that you have used in Tutorial 2, i.e., tsmc 25 N and tsmc25P. Assume the following parameters

$$
\mathrm{L}=240 \mathrm{~nm}, \mathrm{~W}_{\mathrm{p}}=1250 \mathrm{~nm}, \mathrm{~W}_{\mathrm{n}}=450 \mathrm{~nm}, \mathrm{~V}_{\mathrm{DD}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{in} 1}=\mathrm{V}_{\mathrm{in} 2}=1.25 \mathrm{~V}
$$

Also, connect a 20 f F capacitance at both the nodes OUT and OUTX.
The body-effect is modeled in SPICE as follows.

$$
\Delta V_{T, \text { body effect }}=k 1 .\left(\sqrt{2 \phi_{f}-V_{B S}}-\sqrt{2 \phi_{f}}\right)-k 2 . V_{B S}
$$

where $k 1$ and $k 2$ are fitting coefficients. So if we don't want to consider the body effect, we need to make these two coefficients zero in the corresponding libraries tsmc 25 N and tsmc25P. The location of the library files is
\package\eda\cells\ncsu-cdk-1.5.1<br>ocal\models\hspice\public\publicModel\.

Problem 3: Consider a pass-transistor network as shown in the below figure. Assume the following. Assume that the substrates of all the NMOSs are connected ground.

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{DD}}=1 \mathrm{~V} \\
& \mathrm{~K}_{\mathrm{n}}^{\prime}=\mu_{\mathrm{n}} C_{\mathrm{ox}}=60 \mathrm{e}-6 \mathrm{~A} / \mathrm{V}^{2} \\
& \mathrm{~V}_{\mathrm{tn}}=0.3 \mathrm{~V} \text { (without body effect) } \\
& \left|2 \phi_{\mathrm{f}}\right|=0.6 \mathrm{~V} \\
& \mathrm{Y}=0.4 \mathrm{~V} .5 \\
& \mathrm{~W}_{\mathrm{n}} / \mathrm{L}_{\mathrm{n}}=1 .
\end{aligned}
$$



Determine the output voltage, $V_{\text {out }}$
i. Without body effect
ii. With body effect

You may think of using matlab to solve your equations.

