

Substrate engineering for high-performance surface-channel III-V metal-oxide-semiconductor field-effect transistors

Yi Xuan and Peide D. Ye^{a)}

School of Electrical and Computer Engineering and Birck Nanotechnology Center, Purdue University, West Lafayette, Indiana 47907, USA

Tian Shen

Department of Physics and Birck Nanotechnology Center, Purdue University, West Lafayette, Indiana 47907, USA

(Received 22 October 2007; accepted 19 November 2007; published online 5 December 2007)

High-performance inversion-type enhancement-mode *n*-channel In_{0.65}Ga_{0.35}As metal-oxide-semiconductor field-effect transistors (MOSFETs) with atomic-layer-deposited Al₂O₃ as gate dielectric are demonstrated. A 0.5 μm gate-length MOSFET with an Al₂O₃ gate oxide thickness of 10 nm shows a gate leakage current less than 5 × 10⁻⁶ A/cm² at 4 V gate bias, a threshold voltage of 0.40 V, a maximum drain current of 670 mA/mm, and transconductance of 230 mS/mm at drain voltage of 2 V. More importantly, a model is proposed to ascribe this 80% improvement of device performance from In_{0.53}Ga_{0.47}As MOSFETs mainly to lowering the energy level difference between the charge neutrality level and conduction band minimum for In_{0.65}Ga_{0.35}As. The right substrate or channel engineering is the main reason for the high performance of the devices besides the high-quality oxide-semiconductor interface.

© 2007 American Institute of Physics. [DOI: 10.1063/1.2822892]

Silicon-based technology will encounter physical and technical limits within the next decade, which motivates the semiconductor industry to explore alternative device technologies such as Ge, III-Vs, and carbon nanotubes to replace silicon as active channel materials. In the past four decades, great efforts have been made to search for low-defect, thermodynamically stable insulators for III-V metal-oxide-semiconductor field-effect transistors (MOSFETs). Although some high-performance depletion-mode (D-mode) III-V MOSFETs have been demonstrated previously,¹⁻⁵ the reported inversion-type enhancement-mode (E-mode) III-V MOSFETs suffer from low drain currents.⁶⁻¹⁰ There are only two exceptions in the literature. One is molecular beam epitaxy (MBE) grown Ga₂O₃(Gd₂O₃)/In_{0.53}Ga_{0.47}As MOSFET with maximum drain current of 360 mA/mm;¹¹ another one is atomic layer deposition (ALD) grown Al₂O₃, HfO₂, or HfAlO/In_{0.53}Ga_{0.47}As MOSFETs with maximum drain current of 367–430 mA/mm.¹²⁻¹⁴ A clear hint among the available experimental results is that III-V substrate itself could play a much more important role in device performance if certain quality of oxide/III-V interface is achieved.

In this letter, we report high-performance inversion-type E-mode In_{0.65}Ga_{0.35}As MOSFETs using ALD Al₂O₃ as gate dielectric. The maximum drain current of 670 mA/mm and extrinsic transconductance of 230 mS/mm for a 0.5 μm gate-length MOSFET are achieved, which have about 80% improvement over previously reported inversion-type E-mode In_{0.53}Ga_{0.47}As MOSFETs.¹²⁻¹⁴ It is reasonable to believe that the interface quality of Al₂O₃/In_{0.65}Ga_{0.35}As and Al₂O₃/In_{0.53}Ga_{0.47}As is similar due to the similar surface chemistry during the pretreatment and ALD process. 12% In concentration difference should not change the interface quality dramatically. To explain this dramatic improvement

of device performance, a charge neutrality level (CNL) based model is proposed. It shows that III-V channel or substrate itself, which attracts less attention in the past, is the main determinant for III-V MOSFETs' maximum drain current and, thus, device performance.

Figure 1(a) shows the cross section schematic of the device structure of an ALD Al₂O₃/In_{0.65}Ga_{0.35}As MOSFET. A 500 nm *p*-doped 4 × 10¹⁷ cm⁻³ buffer layer, a 300 nm *p*-doped 1 × 10¹⁷ cm⁻³ In_{0.53}Ga_{0.47}As transition layer, and a 20 nm *p*-doped 1 × 10¹⁷ cm⁻³ strained In_{0.65}Ga_{0.35}As channel layer were sequentially grown by MBE on a 2 in. InP *p*+ substrate. After surface degreasing and ammonia-based native oxide etching, the wafers were transferred via room ambient to an ASM F-120 ALD reactor. A 30-nm-thick Al₂O₃ layer was deposited at a substrate temperature of 300 °C as an encapsulation layer. For device fabrication, source and drain regions were selectively implanted with a Si dose of 1 × 10¹⁴ cm⁻² at 30 keV and 1 × 10¹⁴ cm⁻² at 80 keV through the 30-nm-thick Al₂O₃ layer. The implantation activation was achieved by rapid thermal anneal (RTA) at 700–800 °C for 10 s in a nitrogen ambient. A 10 nm Al₂O₃ film was regrown by ALD after removing the encapsulation layer by buffer oxide etch solution and soaking in ammonia sulfide for 10 min for surface preparation. The source and drain Ohmic contacts were made by an electron beam evaporation of a combination of AuGe/Ni/Au and a lift-off process, followed by a RTA process at 400 °C for 30 s also in a N₂ ambient. The gate electrode was defined by electron beam evaporation of Ni/Au and a lift-off process. The fabricated MOSFETs have a nominal gate length varying from 0.50 to 40 μm and a gate width of 100 μm.

Figure 1(b) shows the dc $I_{ds}-V_{ds}$ characteristics with a gate bias from 0 to 4 V in steps of +0.5 V. The measured MOSFET has a mask designed gate length L_{mask} of 0.50 μm and gate width of 100 μm. L_{mask} is defined by source drain implantation mask. A maximum drain current of

^{a)} Author to whom correspondence should be addressed. Electronic mail: yep@purdue.edu




FIG. 1. (Color online) (a) A cross section of an inversion-type E -mode $\text{Al}_2\text{O}_3/\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$ MOSFET (b) I - V characteristic of a $0.5\ \mu\text{m}$ mask gate length $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$ MOSFET with a $10\ \text{nm}$ ALD Al_2O_3 as a gate dielectric.

670 mA/mm is obtained at a gate bias of 4 V and a drain bias of 2 V. The device performance has a significant leap in drain current, compared to our previous results on $\text{In}_{0.20}\text{Ga}_{0.80}\text{As}$ MOSFETs.^{8,9} The maximum drain current is also 80% higher than those recent results from $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ MOSFETs.^{12–14} The maximum drain current of 670 mA/mm is the *highest* value ever reported in enhancement-mode III-V MOSFETs, including “implant-free” E -mode III-V MOSFETs with maximum drain current of 243–443 mA/mm.^{15,16} Note that the device operation is fundamentally different between “implant-free” E -mode III-V MOSFETs and the conventional inversion-type E -mode III-V MOSFETs as demonstrated in this letter.

A maximum extrinsic transconductance G_m is $\sim 230\ \text{mS/mm}$ for $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$ compared with G_m of $\sim 160\ \text{mS/mm}$ for $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ in Fig. 2(a). The extrinsic G_m could be further improved by reducing equivalent oxide thickness and improving the quality of the interface. To evaluate the output characteristics more accurately, the intrinsic transfer characteristics are calculated by subtracting the half of serial resistance R_{SD} . The resulting intrinsic maximum drain current and transconductance for $0.5\ \mu\text{m}$ $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$ MOSFET are 910 mA/mm and 280 mS/mm, respectively (not shown). By the conventional linear region extrapolation method or second derivative method, the extrinsic threshold voltage is determined around 0.40 V. The gate leakage current is very low, below $5 \times 10^{-6}\ \text{A/cm}^2$ at 4 V gate bias, which is more than eight orders of magnitude smaller than the drain current.

Figure 2(b) summarizes all measured drain current I_{ds} versus L_{mask} under $V_{gs}=4\ \text{V}$ and $V_{ds}=2\ \text{V}$ or $V_{ds}=0.05\ \text{V}$ for both $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$ MOSFETs and $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ MOSFETs. The drain current or transconductance is linearly inversely proportional to L_{mask} as expected and start to saturate at $L_{\text{mask}}=0.75\ \mu\text{m}$. The maximum drain current has the potential to increase further by reducing gate length and/or implementing In richer InGaAs channels. Note that most of commercial GaAs technology, such as pseudomorphic high-electron-mobility transistor (pHEMT), has maximum drain current around 400 mA/mm at $0.25\ \mu\text{m}$ gate length. For GaAs pHEMT, due to its high low-field mobility, the maximum drain current is mainly limited by the saturation velocity, modulation doping concentration and heterostructure itself. The maximum drain current saturates at $5\text{--}10\ \mu\text{m}$ gate length and does not scale with gate length for short gate length devices. In contrast to GaAs pHEMT, the demonstrated surface channel InGaAs MOSFET, more or less like real Si MOSFET, has the gate length scalability down to submicron, as shown in Fig. 2(b). With further improved interface quality and improved heterostructure design, the maximum drain current could be way higher than the value that the doped GaAs pHEMT technology offers.

Figure 3 illustrates the basic idea to qualitatively explain why the device performance of $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$ MOSFETs is better than that of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ MOSFETs and much better than that of $\text{In}_{0.20}\text{Ga}_{0.80}\text{As}$ MOSFETs. Presumably every interface has donor-type interface traps and acceptor-type interface traps. A convenient notation is to interpret the sum of




FIG. 2. (a) Extrinsic drain current and transconductance vs gate bias for $0.5\ \mu\text{m}$ $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$ MOSFET and $0.5\ \mu\text{m}$ $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ MOSFET for comparison. (b) The drain current at $V_{gs}=5\ \text{V}$ and $V_{ds}=2\ \text{V}$ or $V_{ds}=0.05\ \text{V}$ vs $1/L_{\text{mask}}$. The solid and dashed lines are guides for the eyes.




FIG. 3. Schematic for the parabolic D_{it} distribution within energy band of GaAs and $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$. The CNL is aligned 0.8 eV below CBM for GaAs and 0.15 eV below CBM for $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$. The shadow area shows the built-up negative charges in interface traps after Fermi-level moves from CNL to CBM. The model is extremely simplified to highlight the fundamental point by assuming D_{it} distribution is parabolic in logarithm scale and D_{it} value at CBM and valence band maximum is fixed at $10^{14}/\text{cm}^2 \text{eV}$.

these by an equivalent D_{it} distribution, with an energy level called charge neutrality level E_{CNL} . If Fermi level E_F is above E_{CNL} , the states are of acceptor type and negatively charged if the states are occupied. If Fermi level E_F is below E_{CNL} , the states are of donor type and positively charged if the states are occupied. Assuming that Fermi-level stabilization energy is located at E_{CNL} and the strong electron inversion occurs when Fermi-level reaches conduction band minimum (CBM), the amount of acceptor type interface traps from CNL to CBM should be less for $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$ than $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$, and much less for $\text{In}_{0.20}\text{Ga}_{0.80}\text{As}$ or GaAs, as illustrated in Fig. 3. The farther the E_{CNL} locates from CBM, the more negative trapped charges are built in when the Fermi-level sweeps to CBM, the more difficult it is to realize a large amount of inversion charges to participate the transport. The traps not only reduce the mobile inversion charges, but also prevent further surface potential bending due to the Coulomb repulsion. Assuming a linear extrapolation exhibits in $\text{In}_x\text{Ga}_{1-x}\text{As}$ binary and ternary alloys¹⁷ and CNL for InAs is at 0.2 eV above CBM,¹⁸ CNL and CBM differences for GaAs, $\text{In}_{0.20}\text{Ga}_{0.80}\text{As}$, $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$, and $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$ are ~ 0.8 , 0.6, 0.27, and 0.15 eV, respectively. It explains why $\text{Al}_2\text{O}_3/\text{In}_{0.20}\text{Ga}_{0.80}\text{As}$ MOSFET^{8,9} has much less maximum drain current than $\text{Al}_2\text{O}_3/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ MOSFET¹²⁻¹⁴ and $\text{Al}_2\text{O}_3/\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$ MOSFET. It also explains why $\text{Ga}_2\text{O}_3(\text{Gd}_2\text{O}_3)/\text{GaAs}$ MOSFETs have only less than 1 mA/mm drain current⁷ and $\text{Ga}_2\text{O}_3(\text{Gd}_2\text{O}_3)/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ MOSFET has 360 mA/mm drain current.¹¹ Another interesting material to double check the availability of the above model is InP. InP has the band-gap of 1.35 eV, which is very similar to 1.42 eV of GaAs. However, CNL locates only ~ 0.5 eV below CBM.¹⁹ It is much easier to realized inversion-mode InP MOSFET than GaAs MOSFET. The 100 mA/mm drain current InP MOSFETs have been demonstrated using ALD high- k dielectrics.²⁰ It also explains why Al_2O_3 , HfO_2 , HfAlO , and even *in situ* grown $\text{Ga}_2\text{O}_3(\text{Gd}_2\text{O}_3)$ have the similar device performance on the same III-V substrate. The statement here does not exclude the effect of the interface quality, which is mainly determined by dielectric materials, surface preparation, and oxide formation, on device performance. But the high-mobility channel or substrate itself plays the most im-

portant role here. The detailed model description could be found in Ref. 21.

A similar conclusion can also be reached by calculating the surface potential ψ_s or band bending condition for strong inversion on different substrates. The strong inversion requires $\psi_s \approx (2kT/q)\ln(N_A/n_i)$, where N_A is channel doping concentration and n_i is intrinsic carrier concentration. With N_A of $1 \times 10^{17} \text{ cm}^{-3}$, n_i (GaAs) of $2 \times 10^6 \text{ cm}^{-3}$, and n_i (InAs) of $1 \times 10^{15} \text{ cm}^{-3}$, it is clear that it requires much less band bending or surface potential movement to realize strong inversion in In-rich InGaAs than in GaAs.

In summary, we have demonstrated unprecedented high device performance of inversion-type E -mode $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$ MOSFETs using ALD Al_2O_3 gate dielectrics. These results suggest III-V channel or substrate itself is the main determinant for the device performance of III-V MOSFETs, though the interface quality is also important. The substrate engineering is a very important perspective, requiring more attention in future III-V MOSFET research.

The authors would like to thank J. M. Woodall and Y. Q. Wu for the valuable discussions. The work is supported in part by NSF (Grant No. ECS-0621949) and the SRC MARCO MSD Focus Center.

- ¹Y. C. Wang, M. Hong, J. M. Kuo, J. P. Mannaerts, J. Kwo, H. S. Tsai, J. J. Krajewski, Y. K. Chen, and A. Y. Cho, IEEE Electron Device Lett. **20**, 457 (1999).
- ²B. Yang, P. D. Ye, J. Kwo, M. Frei, H. Gossmann, J. P. Mannaerts, M. Sergent, M. Hong, K. Ng, and J. Bude, J. Cryst. Growth **251**, 837 (2003).
- ³P. D. Ye, G. D. Wilk, J. Kwo, B. Yang, H.-J. L. Gossmann, M. Frei, S. N. G. Chu, J. P. Mannaerts, M. Sergent, M. Hong, K. Ng, and J. Bude, IEEE Electron Device Lett. **24**, 209 (2003).
- ⁴P. D. Ye, G. D. Wilk, B. Yang, J. Kwo, H.-J. L. Gossmann, S. N. G. Chu, S. Nakahara, H.-J. L. Gossmann, J. P. Mannaerts, M. Sergent, M. Hong, K. Ng, and J. Bude, Appl. Phys. Lett. **83**, 180 (2003).
- ⁵X. Li, Y. Cao, D. C. Hall, P. Fay, B. Han, A. Wibowo, and N. Pan, IEEE Electron Device Lett. **25**, 772 (2004).
- ⁶G. G. Fountain, R. A. Rudder, S. V. Hattangady, R. J. Markunas, and J. A. Hutchby, Tech. Dig. - Int. Electron Devices Meet. **1989**, 887.
- ⁷F. Ren, M. Hong, W. S. Hobson, J. M. Kuo, J. R. Lothian, J. P. Mannaerts, J. Kwo, S. N. G. Chu, Y. K. Chen, and A. Y. Cho, Solid-State Electron. **41**, 1751 (1997).
- ⁸Y. Xuan, H. C. Lin, P. D. Ye, and G. D. Wilk, Appl. Phys. Lett. **88**, 263518 (2006).
- ⁹Y. Xuan, P. D. Ye, H. C. Lin, and G. D. Wilk, Appl. Phys. Lett. **89**, 132103 (2006).
- ¹⁰I. Ok, H. Kim, M. Zhang, T. Lee, F. Zhu, L. Yu, S. Kovshnikov, W. Tsai, V. Tokranov, M. Yakimov, S. Oktyabrysky, and J. C. Lee, Tech. Dig. - Int. Electron Devices Meet. **2006**, 346742.
- ¹¹F. Ren, J. M. Kuo, M. Hong, W. S. Hobson, J. R. Lothian, J. Lin, W. S. Tseng, J. P. Mannaerts, J. Kwo, S. N. G. Chu, Y. K. Chen, and A. Y. Cho, IEEE Electron Device Lett. **19**, 309 (1998).
- ¹²Y. Xuan, Y. Q. Wu, H. C. Lin, T. Shen, P. D. Ye, in Proceedings of 65th Device Research Conference, Notre Dame, IN, 2007 (unpublished).
- ¹³Y. Xuan, Y. Q. Wu, H. C. Lin, T. Shen, and P. D. Ye, IEEE Electron Device Lett. **28**, 935 (2007).
- ¹⁴Y. Xuan, Y. Q. Wu, T. Shen, T. Yang, and P. D. Ye, Tech. Dig. - Int. Electron Devices Meet. **2007**, 100.
- ¹⁵K. Rajagopalan, J. Abrokwhah, R. Droopad, and M. Passlack, IEEE Electron Device Lett. **27**, 959 (2006).
- ¹⁶K. Rajagopalan, R. Droopad, J. Abrokwhah, P. Zurcher, P. Fejes, and M. Passlack, IEEE Electron Device Lett. **28**, 100 (2007).
- ¹⁷H. H. Wieder, J. Vac. Sci. Technol. B **21**, 1915 (2003).
- ¹⁸M. J. Lowe, T. D. Veal, C. F. McConville, G. R. Bell, S. Tsukamoto, and N. Koguchi, J. Cryst. Growth **237**, 196 (2002).
- ¹⁹W. Walukiewicz, Phys. Rev. B **37**, 4760 (1988).
- ²⁰Y. Q. Wu, Y. Xuan, T. Shen, P. D. Ye, Z. Cheng, and A. Lochtefeld, Appl. Phys. Lett. **91**, 022108 (2007).
- ²¹P. D. Ye (unpublished).