

Experimental Investigation of Border Trap Generation in InGaAs nMOSFETs With Al₂O₃ Gate Dielectric Under PBTI Stress

Guangfan Jiao, Chengjun Yao, Yi Xuan, *Member, IEEE*, Daming Huang, Peide D. Ye, and Ming-Fu Li

Abstract—The reliability performance of In_xGa_{1-x}As n-type metal–oxide–semiconductor field-effect transistors with Al₂O₃ gate dielectric under positive-bias temperature instability stress is investigated systematically. A model of stress-induced border traps was proposed to interpret all charge pumping and I – V experimental results excellently. The stress-induced border traps include recoverable donor traps and permanent acceptor traps with respective energy densities $\Delta D_{\text{SOX}}^{\text{Donor}}(E)$ and $\Delta D_{\text{SOX}}^{\text{Acceptor}}(E)$. The shapes of $\Delta D_{\text{SOX}}^{\text{Donor}}(E)$ and $\Delta D_{\text{SOX}}^{\text{Acceptor}}(E)$ have been extracted from experimental data. $\Delta D_{\text{SOX}}^{\text{Acceptor}}(E)$ mainly distributes in the conduction band of InGaAs with a tail extending to the mid-gap, whereas $\Delta D_{\text{SOX}}^{\text{Donor}}(E)$ has a large distribution inside the energy gap and extends to the conduction band. The high density of $\Delta D_{\text{SOX}}^{\text{Donor}}(E)$ in the energy gap induces large degradation in the OFF-current, which is particularly serious when the In composition x is raised to 0.65.

Index Terms—Border traps, InGaAs n-type metal–oxide–semiconductor field-effect transistors (nMOSFETs), OFF-current, positive-bias temperature instability (PBTI).

I. INTRODUCTION

InGaAs has attracted much attention in the recent years as the channel material in n-type metal–oxide–semiconductor field-effect transistors (nMOSFETs) because of its higher electron mobility than that of silicon [1]–[7]. However, there are only a few studies reporting the reliability of InGaAs nMOSFETs [4], [6], [8]. We have investigated the reliability performance of InGaAs nMOSFETs under positive-bias temperature instability (PBTI) stress [9]. This paper elaborates more details than what was presented in [9].

II. DEVICES AND EXPERIMENTS

In_xGa_{1-x}As nMOSFETs with $x = 0.53$ and 0.65 are used in this paper. The planar device structures and fabrication

Manuscript received December 29, 2011; revised February 22, 2012 and March 4, 2012; accepted March 5, 2012. Date of publication April 12, 2012; date of current version May 23, 2012. The work in Fudan University was supported in part by the National Natural Science Foundation of China under Project 60936005, by the Micro/Nano-electronics Science and Technology Platform of Fudan University, and by the National VLSI Project 2009ZX02035-003. The work in Purdue University was supported in part by NSF and in part by the SRC FCRP MSD Focus Center. The review of this paper was arranged by Editor A. Haque.

G. Jiao, C. Yao, D. Huang, and M.-F. Li are with the State Key Lab ASIC and System, Department of Microelectronics, Fudan University, Shanghai 201203, China (e-mail: mfli@fudan.edu.cn; dmhuang@fudan.edu.cn).

Y. Xuan and P. D. Ye are with the School of Electrical and Computer Engineering and Birk Nanotechnology Center, Purdue University, West Lafayette, IN 47907 USA.

Digital Object Identifier 10.1109/TED.2012.2190417

processes of these devices were illustrated in [3]. The transistors have channel width W of $100 \mu\text{m}$, Al₂O₃ gate dielectric grown by Atomic Layer Deposition with physical thickness of 8 nm , and Ni/Au metal gate. P-type channel doping is about $1 - 2 \times 10^{17} \text{ cm}^{-3}$. Channel length L is $2-40 \mu\text{m}$ with specific value being marked in the relevant figure captions.

Current–voltage I – V and charge pumping (CP) measurements are carried out to characterize PBTI using an Agilent 4156C parameter analyzer, a pulse generator 81110A, and a Cascade probe station. In the I – V measurements, V_d is set to 50 mV , whereas the source and substrate are grounded ($V_s = V_b = 0 \text{ V}$). In the conventional CP measurements [10], the source, drain, and substrate are all grounded. The CP current I_{cp} is measured from the source/drain. During the PBTI stress phase, the gate stress voltage $V_g = 3.0 \text{ V}$, whereas $V_s = V_d = V_b = 0 \text{ V}$. During the recovery phase, all the electrodes are grounded. All measurements are taken at room temperature. More than 20 devices for $x = 0.53$ and 0.65 nMOSFETs were measured, with the typical characteristics presented in this paper.

III. EXPERIMENTAL RESULTS

A. CP Experiments

Fig. 1(a) shows the time evolution of the CP currents I_{cp} and the areal density of the stress-induced interface traps ΔN_{it} for the In_{0.65}Ga_{0.35}As nMOSFET during the PBTI stress phase and the following recovery phase. The interface trap density N_{it} is extracted from I_{cp} using the following formula [10]:

$$N_{\text{it}} = I_{\text{cp}} / (fqA_G) \quad (1)$$

where q is the proton charge, f is the pulse frequency, and A_G is the gate area. From the I_{cp} of the fresh device, the process-induced interface trap density N_{it}^0 is derived to be about $9 \times 10^{12} \text{ cm}^{-2}$. The stress-induced interface trap density $\Delta N_{\text{it}} = N_{\text{it}} - N_{\text{it}}^0$ is only about $1.3 \times 10^{11} \text{ cm}^{-2}$ after 500-s stress. It decreases in the recovery phase. The inset in Fig. 1(a) illustrates that the time evolution of ΔN_{it} in the stress phase shows a power law $\Delta N_{\text{it}} \propto t^n$ with index $n = 0.22$, close to the index n of Si/SiON pMOSFET under negative bias temperature instability stress with similar CP measurement [11], [12].

Fig. 1(b) shows the frequency dependence of N_{it}^0 and ΔN_{it} estimated by CP experiments. By changing the CP frequency from 100 to 1 kHz , N_{it}^0 increases by a factor of 1.3 , whereas ΔN_{it} increases by a factor of 2.5 . The results indicate that the




Fig. 1. (a) Time evolution of I_{CP} (left coordinate) and ΔN_{it} (right coordinate) in stress phase (0–500 s) and recovery phase (500–1000 s). Channel $W/L = 100 \mu\text{m}/40 \mu\text{m}$. Inset: The time evolution of ΔI_{CP} in the stress phase is plotted in log scale. (b) Frequency dependence of N_{it}^0 (right coordinate) and ΔN_{it} (left coordinate) estimated from CP experiments with the CP pulse rising and falling rates $dV/dt = 2 \text{ V}/\mu\text{s}$.




Fig. 2. (a) I_s-V_g and (b) I_d-V_g curves for the fresh $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$ nMOSFET (solid lines, denoted by I lines), after 500-s PBTI stress of $V_g = 3.0 \text{ V}$ (dashed lines, denoted by S lines), and after 500-s recovery of $V_g = 0 \text{ V}$ (dashed-dot lines, denoted by R lines). $V_d = 50 \text{ mV}$ in the $I-V$ measurements. Channel $W/L = 100 \mu\text{m}/2 \mu\text{m}$.

stress-induced traps contain a major component of slow border traps (oxide traps near the interface) that can exchange electrons with the channel slowly. Therefore, the measured ΔN_{it} has a strong CP frequency dependence, and the stress-induced traps are seriously underestimated by CP measurement [13]. We would thus denote the stress-induced traps by ΔN_{SOX} rather than ΔN_{it} . Using the method illustrated in [13], the volume density of the stress-induced border traps can be estimated from Fig. 1(b) to be $\sim 5 \times 10^{18} \text{ cm}^{-3}$.

B. I_s-V_g Experiments

Fig. 2 shows the I_s-V_g and I_d-V_g characteristics measured from devices with $x = 0.65$ before stress (initial state, I lines), after 500-s PBTI stress (S lines), and with additional 500-s recovery (R lines). Both I_s-V_g and I_d-V_g show the same characteristics except in the “OFF-current” region. In this region, I_d is larger than I_s and is confirmed to be the drain leakage flowing to the substrate when a V_d of 50 mV is applied. This leakage is further discussed in Section V. In the following investigation, we will mainly use I_s-V_g as the transfer characteristic.

Fig. 3 shows the I_s-V_g characteristics measured before stress (initial state, I lines), after 500-s PBTI stress (S lines), and with additional 500-s recovery (R lines) for $x = 0.65$ and 0.53 devices. There are two points worth to be noticed. First, by comparing the I and S lines, ΔV_g extracted at low I_s [subthreshold (SS) region] is negative after stress, accompanied by a degradation in SS swing S , as shown in Figs. 3–5(a).




Fig. 3. I_s-V_g curves for the fresh $\text{In}_x\text{Ga}_{1-x}\text{As}$ nMOSFET (solid lines, denoted by I lines), after 500-s PBTI stress (0–500 s, $V_g = 3.0 \text{ V}$) (dashed lines, denoted by S lines), and then after 500-s recovery (500–1000 s, $V_g = 0 \text{ V}$) (dashed-dot lines, denoted by R lines). $V_d = 50 \text{ mV}$. (a) $x = 0.65$, $W/L = 100 \mu\text{m}/4 \mu\text{m}$. (b) $x = 0.53$, $W/L = 100 \mu\text{m}/8 \mu\text{m}$. Comparing S lines with R lines, the V_g shift ΔV_g at constant I_s is negative in the SS region, accompanied by the degradation in S , supporting the donor trap [7] generation under stress. ΔV_g is positive at high I_s in the ON-current region due to the acceptor traps generation, accompanied by the degradation in G_m . A crossing point C is defined at $\Delta V_g = 0$.




Fig. 4. Time evolution of ΔV_g in the SS region and in the ON-current region in stress and recovery phase. The results are extracted from $x = 0.53$ and 0.65 devices. ΔV_g in the ON-current region continuously increases in the recovery phase. ΔV_g in the SS region turns to positive at the end of the recovery phase.




Fig. 5. Time evolution of (a) the ΔS extracted at $I_s = 5.0 \mu\text{A}$ for $x = 0.65$ device and that extracted at $I_s = 10 \text{ nA}$ for $x = 0.53$ device. (b) Time evolution of the degradation in transconductance extracted from $x = 0.53$ and 0.65 devices.

ΔV_g extracted at high I_s (“ON-current” region) is positive after stress, accompanied by a degradation in transconductance G_m , as shown in Figs. 3–5(b). There is a crossing point between the I and S lines, denoted by C , at which $\Delta V_g = 0$. Second, by comparing the I and R lines, ΔV_g extracted at low I_s in the SS region is positive, with a degradation in S , as shown in Figs. 3–5(a). The strange thing is that, at high I_s , ΔV_g increases

further in the recovery phase, as shown in Figs. 3 and 4, and it saturates gradually toward a constant value.

IV. BORDER TRAP MODEL

At first glance at the I_s - V_g curves in Fig. 3, one may consider the stress-induced donor traps to be responsible for the negative ΔV_g and the degradation in S in the SS region [comparing the I and S lines in Figs. 3 and 11(a) in [7]]. One may also consider the stress-induced acceptor traps or the fixed charge to be responsible for the positive ΔV_g in the high I_s region and the degradation in transconductance G_m , as shown in Figs. 3–5(b). However, there are several conflicting points that have to be considered in the analyses presented in [9]. The key point is that the stress-induced donor traps estimated from ΔV_g shown in Fig. 3 are in the range of 10^{12} cm $^{-2}$ (see Section VI), which is one order of magnitude higher than that estimated from the CP measurement shown in Fig. 1(a). Combining with the results shown in Fig. 1(b), it is obvious that the stress-induced traps are mainly not the conventional interface traps, but the border traps near the interface in the oxide layer. The electron capture by or emission from the border traps cannot follow the fast change of the surface potential in the CP measurement. As a result, ΔN_{SOX} is seriously underestimated by the CP measurement [13]. However, electron trapping (detrapping) can follow the slow change of the surface potential in the I_s - V_g measurement and cause the change in V_g and the degradation in S in the SS region, acting as a role similar to conventional interface traps [14].

We now compare the R lines with I lines in Fig. 3 in the SS region. There are two possible cases to be considered after the recovery phase. 1) There are recoverable donor traps and permanent acceptor traps, which can explain the positive ΔV_g and the S degradation [see the difference between the I and R lines and compare it with Fig. 11(b) in [7]]. 2) There are recoverable donor traps and fixed negative oxide charge. In the case 2, the R lines in Fig. 3 are the combined effect of the fixed charge and the residual donor traps. The fixed charge induces a parallel positive shift in the I_s - V_g curve. The residual donor traps induce the degradation in S and the negative ΔV_g . If it is case 2, the residual donor traps must have high enough density to compensate the positive shift induced by the fixed charge. As a result, the net ΔV_g is close to zero only when I_s is very low (4×10^{-9} A for $x = 0.65$ devices and 3×10^{-10} A for $x = 0.53$ devices), as shown in Fig. 3. Case 2 should be ruled out because the recovered OFF-current I_s^{off} (discussed in Section V) reveals that the stress-induced donor traps mostly recovered in the end of the recovery phase. These results are in conflict with case 2, but in support of case 1.

A unified and natural border trap model has emerged to explain perfectly all the details of the aforementioned experimental results, as shown in Fig. 6. The main points of this model are as follows:

- 1) The stress-induced slow border traps with density ΔD_{SOX} include recoverable donor traps with energy density $\Delta D_{\text{SOX}}^{\text{Donor}}(E)$ and permanent acceptor traps with energy density $\Delta D_{\text{SOX}}^{\text{Acceptor}}(E)$.




Fig. 6. Stress-induced trap density $\Delta D_{\text{SOX}}(E)$ that consists of permanent acceptor traps $\Delta D_{\text{SOX}}^{\text{Acceptor}}$ (solid line) and recoverable donor traps $\Delta D_{\text{SOX}}^{\text{Donor}}$ (dashed line). During the I_s - V_g measurement, when E_F is moved to a level above E_C , the positive change in the donor traps is equal to the negative charge in the acceptor traps, corresponding to the crossing point C at which $\Delta V_g = 0$ in Fig. 3.

- 2) The recoverable $\Delta D_{\text{SOX}}^{\text{Donor}}(E)$ not only distributes within the InGaAs energy gap but also extends to the conduction band. The donor traps within the energy gap induce the negative ΔV_g and the S degradation in the stress phase and the recovery in the SS region during the recovery phase [Figs. 3–5(a)]. The donor traps in the conduction band induce the strange phenomena of continuous increase of positive ΔV_g in the recovery phase (Figs. 3 and 4).
- 3) The permanent $\Delta D_{\text{SOX}}^{\text{Acceptor}}(E)$ mainly distributes in the conduction band with a tail extending to the energy gap. The acceptor traps in the conduction band induce the positive ΔV_g and the degradation in G_m in the high I_s region in the stress phase [Figs. 3–5(b)]. The acceptor traps in the energy gap result in the positive ΔV_g and the small S degradation in the SS region at the end of the recovery phase [Figs. 3–5(a)].
- 4) All the border traps are seriously underestimated by the CP measurements when they cannot follow the fast change of the surface potential during the CP measurements.

V. OFF-CURRENT DEGRADATION

In this section, we concentrate on the degradation behavior of the OFF-current in the range of $V_g = -0.8$ to -1.0 V, denoted by I_s^{off} . As shown in Fig. 3, for $V_g = -0.8$ to -1.0 V, I_s^{off} is nearly independent of V_g . Fig. 7 shows the time evolutions of the I_s^{off} change (ΔI_s^{off}) at a constant gate voltage $V_g = -0.8$ V in the stress and recovery phases for $x = 0.65$ and 0.53 devices, respectively. As shown, ΔI_s^{off} increases with time in the stress phase and almost completely recovers in the recovery phase, implying that ΔI_s^{off} is related to the generation of recoverable donor traps, as discussed in Section IV. However, as shown in Fig. 3, both I_s^{off} and ΔI_s^{off} show a large quantitative difference between $x = 0.53$ and 0.65 devices. For $x = 0.53$ devices, the I_s^{off} is in the range of 10^{-10} A in the initial state. It increases by a factor of 2–3 after 500-s stress. For $x = 0.65$ devices,




Fig. 7. Time evolutions of ΔI_s^{off} at constant gate voltage $V_g = -0.8$ V in the stress and recovery phases for (a) $x = 0.65$ and (b) $x = 0.53$ devices.




Fig. 8. (a) $\Delta I_s^{\text{off}} - V_d$ curves after 500-s PBTI stress and after 500-s recovery for the $x = 0.53$ nMOSFET. The measured $\Delta I_s^{\text{off}} - V_d$ is distorted by the recovery effect during the measurement. To avoid this distortion, we first scan V_d from 0 to 1.0 V (symbol \square). The distortion (reduction of ΔI_s^{off}) is larger when V_d is higher due to a longer measurement time. We then scan from 1.0 to 0 V (symbol \times). The distortion in this case is larger when V_d is smaller. The average of two curves (symbol \bullet) approximately gives the undistorted $\Delta I_s^{\text{off}} - V_d$ measured during the time of V_d scanning. The result is in well agreement with the theoretical prediction by (2) (solid curve). (b) The same as (a) but for $x = 0.65$ nMOSFET, showing that $\Delta I_s^{\text{off}} - V_d$ after 500-s PBTI stress does not satisfy (2).

however, the I_s^{off} is in the range of 10^{-9} A in the initial state. It increases by two orders of magnitude after 500-s stress.

Fig. 8 illustrates the $\Delta I_s^{\text{off}} - V_d$ curves measured after 500-s stress and 500-s recovery for $x = 0.53$ and 0.65 devices. If ΔI_s^{off} is due to the change of the surface potential pinning [8], [15], ΔI_s^{off} should be the diffusion current of minority carriers in the SS region and should satisfy the following equation [14]:

$$\Delta I_s^{\text{off}} = A [1 - \exp(-qV_d/kT)] \quad (2)$$

which saturates when $V_d > 3$ $kT/q \approx 0.1$ V. As shown in Fig. 8(a), for $x = 0.53$ devices with I_s^{off} in the range of 10^{-10} A, ΔI_s^{off} measured after 500-s stress satisfies (2). The results imply that the degradation (recovery) of ΔI_s^{off} is due to the generation (recovery) of a large density of donor traps in the energy gap, causing the change of the surface potential pinning. However, as shown in Fig. 8(b) for $x = 0.65$ devices with I_s^{off} in the range of $10^{-9} - 10^{-7}$ A, ΔI_s^{off} measured after 500-s stress does not satisfy (2). In that case, ΔI_s^{off} is likely due to the drift of electrons in a surface conduction path across the source and drain, and therefore, the $I_s^{\text{off}} - V_d$ relationship is similar to the case of an ohmic resistance. Fig. 9 shows the I_d and I_s versus V_d curves ($V_g = -0.8$ V) for the initial state, after 500-s stress, and after 500-s recovery for $x = 0.53$ and 0.65 devices. The I_d in the both kinds of devices are pretty




Fig. 9. I_d and I_s versus V_d at $V_g = -0.8$ V for (a) $x = 0.53$ and (b) $x = 0.65$ nMOSFETs in the initial state, after 500-s PBTI stress, and after 500-s recovery. The substrate current I_{sub} is also measured, which satisfies $I_{\text{sub}} = I_d - I_s$. For the $x = 0.65$ device, there is a large component (10^{-6} A) of stress induced I_s flowing from the drain.

large ($> 10^{-7}$ A) when $V_d > 0.8$ V. A major component of the I_d is the pn-junction reverse bias leakage I_{jl} . In this paper, the transistor channel length L_g is near 4–8 μm , with a similar drain size L_d along the channel direction. Since I_{on} and I_{jl} are proportional to L_g^{-1} and L_d , respectively, when L_g and L_d are reduced to the nanometer range, I_{on}/I_{jl} can be improved by several orders of magnitude. I_{jl} can be further improved by reducing s/d activation temperature [3] or by using an implant-free 3-D structure [16]. Figs. 8(b) and 9(b) show that for the $x = 0.65$ devices, about one-half of the stress-induced drain current flows to the source through a channel surface conduction path. This surface conduction path could be due to the hopping conduction [17] between the neighboring donor traps induced by the stress. Although a high In mole fraction x can improve the ON-current performance of $\text{In}_x\text{Ga}_{1-x}\text{As}$ nMOSFETs, the large ΔI_s^{off} in $x = 0.65$ devices raises a new challenge for developing III-V MOSFET technology for low standby power application. Further improvement in high- k/InGaAs interface quality, in particular, reducing the interface trap and border trap densities within the lower half energy gap, is needed to suppress the OFF-current degradation of InGaAs MOSFETs. New passivation techniques and alternative high- k dielectrics are being explored.

VI. EXTRACTIONS OF BORDER TRAP DENSITIES FROM EXPERIMENTS

We can use the $I_s - V_g$ curves in Fig. 3 to estimate the energy distribution of stress-induced border traps based on the following assumptions for the trap model described in Section V. 1) At the end of 500-s stress, there are both stress-induced donor traps and acceptor traps in the devices. 2) At the end of 500-s recovery, the stress-induced donor traps fully recover while the acceptor traps are permanent.

A. Method I—Extraction From ΔV_g in the $I_s - V_g$ Curves

At first, ΔV_g is extracted from the I and R lines as a function of I_s for all the current ranges shown in Fig. 3. The result is denoted by $\Delta V_g^{\text{IR}}(I_s)$. Since only the acceptor traps remain after 500-s recovery, the density $\Delta N_{\text{SOX}}^{\text{Acceptor}}(I_s)$ of




Fig. 10. Donor and acceptor trap energy densities extracted from (6) and (7) for (a) In_{0.65}Ga_{0.35}As and (b) In_{0.53}Ga_{0.47}As nMOSFETs.

negatively charged acceptor traps as a function of I_s can be obtained by

$$\Delta N_{\text{SOX}}^{-\text{Acceptor}}(I_s) = (C_{\text{OX}}/q)\Delta V_g^{\text{IR}}(I_s) \quad (3)$$

where C_{OX} is the gate oxide capacitance per unit area and is near 10^{-6} F/cm² estimated using 8-nm Al₂O₃ gate dielectric. The density difference of negatively charged acceptor traps and positively charged donor traps $\Delta N_{\text{SOX}}^{-\text{Acceptor}}(I_s) - \Delta N_{\text{SOX}}^{+\text{Donor}}(I_s)$ can be extracted from the I and S lines, shown in Fig. 3, by

$$\Delta N_{\text{SOX}}^{-\text{Acceptor}}(I_s) - \Delta N_{\text{SOX}}^{+\text{Donor}}(I_s) = (C_{\text{OX}}/q)\Delta V_g^{\text{IS}}(I_s) \quad (4)$$

where $\Delta V_g^{\text{IS}}(I_s)$ is the V_g difference between the S and I lines at the same I_s . From (3) and (4), the density of positively charged donor traps can be obtained from

$$\Delta N_{\text{SOX}}^{+\text{Donor}}(I_s) = (C_{\text{OX}}/q)\Delta V_g^{\text{IR}}(I_s) - (C_{\text{OX}}/q)\Delta V_g^{\text{IS}}(I_s). \quad (5)$$

Next, the surface potential ψ_s and the energy difference $E = E_F - E_V$ at the interface as a function of I_s can be calculated by SILVACO Atlas simulation tool for In_xGa_{1-x}As nMOSFETs. The device structures for simulation are the same as the real devices reported in [3]. From these simulations, the relationship between I_s and the energy $E(I_s)$ is obtained. Combining (3), (5), and $E(I_s)$, we obtain $\Delta N_{\text{SOX}}^{+\text{Donor}}(E)$ and $\Delta N_{\text{SOX}}^{-\text{Acceptor}}(E)$ as functions of E . The energy distribution of donor and acceptor traps can be obtained from

$$\Delta D_{\text{SOX}}^{\text{Donor}}(E) = -\frac{d\Delta N_{\text{SOX}}^{+\text{Donor}}}{dE} \quad (6)$$

$$\Delta D_{\text{SOX}}^{\text{Acceptor}}(E) = \frac{d\Delta N_{\text{SOX}}^{-\text{Acceptor}}}{dE}. \quad (7)$$

The results are plotted in Fig. 10.

There are two possible error sources in obtaining the donor and acceptor trap densities using the above derivations. 1) The mobility degradation induced ΔV_g in the strong inversion region has been overlooked [18]. Therefore, both donor and acceptor trap densities may be overestimated, giving rise to the distortions of the curves in the horizontal direction in Fig. 10




Fig. 11. Donor and acceptor trap energy densities extracted from (8) and (10) for (a) In_{0.65}Ga_{0.35}As and (b) In_{0.53}Ga_{0.47}As nMOSFETs.

in the conduction band region. 2) The Atlas simulator for III-V MOSFET simulation is not matured and may introduce some error in $E(I_s)$ relation, giving rise to the distortions of the curves in the vertical direction in Fig. 10. In spite of these distortions, the overall energy distributions of donor and acceptor traps demonstrated in Fig. 10 can excellently explain all the experimental results. The stress-induced donor traps have a large density in the energy gap, and their distribution extends to the conduction band. These traps are almost completely recovered when the stress is terminated. The stress-induced permanent acceptor traps are mainly distributed in the conduction band, with a tail extending to the mid-gap.

B. Method II—Extraction From the Degradation in S in the SS Region

We can also extract part of the energy distribution of stress-induced traps from the ΔS in the SS region. On the one hand, since only the acceptor traps remain after 500-s recovery, their energy distribution $\Delta D_{\text{SOX}}^{\text{Acceptor}}(I_s)$ can be obtained from [14]

$$\Delta D_{\text{SOX}}^{\text{Acceptor}}(I_s) = [C_{\text{OX}}/(qkT\ln 10)] \Delta S^{\text{IR}}(I_s) \quad (8)$$

where $\Delta S^{\text{IR}}(I_s)$ is the difference in S extracted between the R and I lines shown in Fig. 3, k is Boltzmann's constant, and T is the absolute temperature. On the other hand, the sum of the acceptor and donor traps $\Delta D_{\text{SOX}}^{\text{Acceptor}}(I_s) + \Delta D_{\text{SOX}}^{\text{Donor}}(I_s)$ can be extracted from the I and S lines using

$$\Delta D_{\text{SOX}}^{\text{Acceptor}}(I_s) + \Delta D_{\text{SOX}}^{\text{Donor}}(I_s) = [C_{\text{OX}}/(qkT\ln 10)] \Delta S^{\text{IS}}(I_s) \quad (9)$$

where $\Delta S^{\text{IS}}(I_s)$ is the difference in S extracted between the I and S lines, as shown in Fig. 3. From (8) and (9), the energy distribution of donor traps $\Delta D_{\text{SOX}}^{\text{Donor}}(I_s)$ can be obtained from

$$\Delta D_{\text{SOX}}^{\text{Donor}}(I_s) = [C_{\text{OX}}/(qkT\ln 10)] \Delta S^{\text{IS}}(I_s) - [C_{\text{OX}}/(qkT\ln 10)] \Delta S^{\text{IR}}(I_s). \quad (10)$$

By combining (8), (10), and the simulation result $E(I_s)$ described in Method I, we obtain $\Delta D_{\text{SOX}}^{\text{Donor}}$ and $\Delta D_{\text{SOX}}^{\text{Acceptor}}$ as functions of energy E . The results shown in Fig. 11 are only in a narrow energy region corresponding to the SS region in the I_s - V_g curves. However, the trap energy distributions estimated from Methods I and II are consistent in the same energy range.

VII. CONCLUSION

We have presented CP and I_s-V_g degradations under PBTT stress for $\text{In}_x\text{Ga}_{1-x}\text{As}$ nMOSFETs with $x = 0.53$ and 0.65 . A model for the slow border traps induced by stress near the $\text{Al}_2\text{O}_3/\text{InGaAs}$ interface is proposed to perfectly interpret all experimental results in detail. The stress-induced border traps include recoverable donor traps with energy density $\Delta D_{\text{SOX}}^{\text{Donor}}(E)$ and permanent acceptor traps with energy density $\Delta D_{\text{SOX}}^{\text{Acceptor}}(E)$, which can be estimated from the measured I_s-V_g curves. The permanent $\Delta D_{\text{SOX}}^{\text{Acceptor}}(E)$ distributes mainly in the conduction band of InGaAs with a tail extending to the mid-gap. It is responsible for the positive ΔV_g in the ON-current region of the I_s-V_g curve after stress. The recoverable $\Delta D_{\text{SOX}}^{\text{Donor}}(E)$ has a large distribution in the InGaAs energy gap and extends to the conduction band. It is responsible for the negative ΔV_g in the SS region, the S degradation, the I_s^{off} degradation of the I_s-V_g curve in the stress phase, and continuous degradation of positive ΔV_g in the ON-current region in the recovery phase. The $\Delta D_{\text{SOX}}^{\text{Donor}}(E)$ is completely recoverable in the recovery phase. The large I_s^{off} degradation under stress for $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$ nMOSFETs exposes new challenges in the technology development of InGaAs nMOSFET.

REFERENCES

- [1] J. A. del Alamo, "Nanometre-scale electronics with III-V compound semiconductors," *Nature*, vol. 479, no. 7373, pp. 317–323, Nov. 2011.
- [2] M. Radosavljevic, B. Chu-Kung, S. Corcoran, G. Dewey, M. K. Hudait, J. M. Fastenau, J. Kavalieros, W. K. Liu, D. Lubyshev, M. Metz, K. Millard, N. Mukherjee, W. Rachmady, U. Shah, and R. Chau, "Advanced high-k gate dielectric for high-performance short-channel $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ quantum well field effect transistors on silicon substrate for low power logic applications," in *IEDM Tech. Dig.*, 2009, pp. 1–4.
- [3] Y. Xuan, T. Shen, M. Xu, Y. Q. Wu, and P. D. Ye, "High-performance surface channel in-rich $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$ MOSFETs with ALD high-k as gate dielectric," in *IEDM Tech. Dig.*, 2008, pp. 1–4.
- [4] J. Huang, N. Goel, H. Zhao, C. Y. Kang, K. S. Min, G. Bersuker, S. Oktyabrsky, C. K. Gaspe, M. B. Santos, P. Majhi, P. D. Kirsch, H.-H. Tseng, J. C. Lee, and R. Jammey, "InGaAs MOSFET performance and reliability improvement by simultaneous reduction of oxide and interface charge in ALD (La)AlOx/ZrO2 stack," in *IEDM Tech. Dig.*, 2009, pp. 1–4.
- [5] S. H. Kim, M. Yokoyama, N. Taoka, R. Iida, S. Lee, R. Nakane, Y. Urabe, N. Miyata, T. Yasuda, H. Yamada, N. Fukuhara, M. Hata, M. Takenaka, and S. Takagi, "Self-aligned metal source/strain $\text{In}_x\text{Ga}_{1-x}\text{As}$ n-MOSFETs using Ni-InGaAs alloy," in *IEDM Tech. Dig.*, 2010, pp. 26.6.1–26.6.4.
- [6] H.-C. Chin, M. Zhu, Z.-C. Lee, X. Liu, K.-M. Tan, H. K. Lee, L. Shi, L.-J. Tang, C.-H. Tung, G.-Q. Lo, L.-S. Tan, and Y.-C. Yeo, "A new silane-ammonia surface passivation technology for realizing inversion-type surface-channel GaAs n-MOSFET with 160 nm gate length and high-quality metal-gate/high-k dielectric stack," in *IEDM Tech. Dig.*, 2008, pp. 1–4.
- [7] D. Varghese, Y. Xuan, Y. Q. Wu, T. Shen, P. D. Ye, and M. A. Alam, "Multi-probe interface characterization of $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}/\text{Al}_2\text{O}_3$ MOSFET," in *IEDM Tech. Dig.*, 2008, pp. 1–4.
- [8] N. Wrachien, A. Cester, E. Zanoni, G. Meneghesso, Y. Q. Wu, and P. D. Ye, "Degradation of III-V inversion-type enhancement-mode MOSFETs," in *Proc. Int. Rel. Phys. Symp.*, 2010, pp. 536–542.
- [9] G. F. Jiao, W. Cao, Y. Xuan, D. M. Huang, P. D. Ye, and M. F. Li, "Positive bias temperature instability degradation of InGaAs n-MOSFETs with Al_2O_3 Gate Dielectric," in *IEDM Tech. Dig.*, 2011, pp. 27.1.1–27.1.4.
- [10] G. Groeseneken, H. E. Maes, N. Beltran, and R. F. D. Keersmaecker, "A reliable approach to charge-pumping measurements in MOS transistors," *IEEE Trans. Electron Devices*, vol. ED-31, no. 1, pp. 42–53, Jan. 1984.
- [11] W. J. Liu, Z. Y. Liu, D. Huang, C. C. Liao, L. F. Zhang, Z. H. Gan, W. Wong, C. Shen, and M.-F. Li, "On-the-fly interface trap measurement and its impact on the understanding of NBTI mechanism for p-MOSFETs with SiON gate dielectric," in *IEDM Tech. Dig.*, 2007, pp. 813–816.
- [12] S. Chakravarthi, A. T. Krishnan, V. Reddy, C. F. Machala, and S. Krishnan, "A comprehensive framework for predictive modeling of negative bias temperature instability," in *Proc. Int. Rel. Phys. Symp.*, 2004, pp. 273–282.
- [13] R. E. Paulson and M. H. White, "Theory and application of charge pumping for the characterization of Si-SiO₂ interface and near-interface oxide traps," *IEEE Trans. Electron Devices*, vol. 41, no. 7, pp. 1213–1216, Jul. 1994.
- [14] S. M. Sze, *Physics of Semiconductor Devices*. Hoboken, NJ: Wiley, 1981.
- [15] M. Passlack, "OFF-state current limits of narrow bandgap MOSFETs," *IEEE Trans. Electron Devices*, vol. 53, no. 11, pp. 2773–2778, Nov. 2006.
- [16] J. J. Gu, A. T. Neal, and P. D. Ye, "Effects of (NH₄)₂S passivation on the off-state performance of 3 dimensional InGaAs metal-oxide-semiconductor field-effect transistors," *Appl. Phys. Lett.*, vol. 99, no. 15, pp. 152113-1–152113-3, Oct. 2011.
- [17] N. F. Mott and E. A. Davis, *Electronic Processes in Non-Crystalline Materials*. Oxford, U.K.: Clarendon, 1979.
- [18] T. Grasser, P. J. Wagner, P. Hehenberger, W. Goes, and B. Kaczer, "A rigorous study of measurement techniques for negative bias temperature instability," *IEEE Trans. Device Mater. Rel.*, vol. 8, no. 3, pp. 526–535, Sep. 2008.

Guangfan Jiao received the B.S. degree in microelectronics from Lanzhou University, Lanzhou, China, in July 2007. He is currently working toward the Ph.D. degree with the Department of Microelectronics, Fudan University, Shanghai, China.

His current research interest includes the electrical characterization and reliability of novel semiconductor devices.

Chengjun Yao received the B.S. degree in physics from Anhui University, Hefei, China, in 2009. He is currently working toward the M.S. degree with the Department of Microelectronics, Fudan University, Shanghai, China.

His current research interests include the reliability physics and simulation of nonconventional FETs.

Yi Xuan (M'06) received the B.S. and M.S. degrees in chemistry from East China University of Science and Technology, Shanghai, China, in 1994 and 1997, respectively, and the Ph.D. degree in inorganic materials from the Tokyo Institute of Technology, Tokyo, Japan, in 2001.

Between 2001 and 2005, he was a Postdoctoral Researcher with the National Institute for Materials Science and the National Institute of Advanced Industrial Science and Technology, Tsukuba, Japan. Since August 2005, he has been a Researcher with the School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, where he works on atomic layer deposition and its device integration on compound semiconductors.

Daming Huang received the B.S. degree in physics from Fudan University, Shanghai, China, in July 1982, and the Ph.D. degree in electrical engineering from the University of Illinois, Urbana, in December 1989.

From December 1989 to May 1991, he was a Postdoctoral Research Associate with the University of South Florida, Tampa. Since June 1991, he has been a faculty member with Fudan University, Shanghai. In 1995, he became a Professor with the Department of Physics, Fudan University, where he worked on the optical properties of semiconductor quantum wells, superlattices, and heterostructures. From November 2000 to November 2002, he was a Visiting Scientist with Virginia Commonwealth University, Richmond. Since 2005, he has been a Professor with the Department of Microelectronics, Fudan University. His current research interest includes the physics, modeling, and reliability of nanoscale semiconductor devices.

Peide D. Ye was born in Suzhou, China, in 1966. He received the B.S. degree in electrical engineering from Fudan University, in Shanghai, China, in 1988, and Ph.D. degree in physics from the Max Planck Institute, Stuttgart, Germany, in 1996.

Between 1996 and 2000, he was Postdoc Researcher with NTT Basic Research Laboratories, Japan, and with the National High Magnetic Field Laboratory/Princeton University, Princeton, NJ. Between 2001 and 2002, he was Member of Technical Staff with Bell Laboratories of Lucent Technologies and Agere Systems, New Jersey, and became a Senior Member of Technical Staff in 2003. Since January 2005, he has been with Purdue University, West Lafayette, IN, where he is currently a Professor of electrical and computer engineering, working on atomic layer deposition, high- k /III-V device integration, quantum/spin transport, graphene, topological insulators, and other 2-D crystals.

Ming-Fu Li received the degree from Fudan University, Shanghai, China, in 1960.

After graduation, he was with the Department of Technical Physics, University of Science and Technology, Hefei, China. He joined the Graduate School, Chinese Academy of Sciences, Beijing, China, in 1978 and became a Professor in 1986. He was a Visiting Scholar with the University of Illinois, Urbana, from 1979 to 1981, and a Visiting Scientist with the University of California, Berkeley, from 1986 to 1987 and from 1990 to 1991. In 1991, he joined the National University of Singapore (NUS), Singapore, where he became a Professor in the ECE Department. He was a founding member of the Silicon Nano-Device Laboratory at NUS. He joined Fudan University, Shanghai, in 2006 as a Professor in the Microelectronics Department. He has published over 400 research papers and three books, including *Modern Semiconductor Quantum Physics* (World Scientific, 1994) and *Selected Semiconductor Research* (Imperial College Press, 2011). He has served on numerous committees in international conferences worldwide, including the premier International Conference on the Physics of Semiconductors and premier electron device conferences IEDM and IRPS.